FET Storage with partitioned bit lines

Static information storage and retrieval – Read/write circuit – Flip-flop used for sensing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365149, G11C 1140, G11C 1124

Patent

active

045702411

ABSTRACT:
A circuit arrangement is described with a sense latch for increasing the number of dynamic FET storage cells on bit lines (BL) connected to this sense latch (SL). The storage cells proper are arranged in a semiconductor structure having a diffusion layer acting as a conductor and a multiple metal layer. The outputs of the sense latch (SL) are connected to two pairs of cross-coupled charge storge elements (BB) acting as bit line coupling transistors which are connected to extended partitioned bit line pairs (BL1, BL1', and BL2, BL2'). Each section has its own reference cells and is coupled to the sense latch (SL), the sections furthest from the sense latch are coupled through low-capacity metal lines, and charge coupling elements (BB). These metal sections of the bit lines meander over the surface of the semiconductor structure.

REFERENCES:
patent: 3387286 (1968-06-01), Dennard
patent: 4112512 (1978-09-01), Arzubi et al.
patent: 4206370 (1980-06-01), Leach, Jr.
patent: 4233675 (1980-11-01), Karp et al.
patent: 4290120 (1981-09-01), Stein
patent: 4366559 (1982-12-01), Misaizu
patent: 4402063 (1983-08-01), Wittwer
patent: 4413330 (1983-11-01), Chao et al.
Heller et al., "High Sensitivity Charge Transfer Sense Amplifier", IEEE Journal of Solid State Circuits, vol. SC-11, No. 5, Oct. 1976, pp. 596-601.
Arzubi et al., "One Device Memory Cell Arrangement with Improved Sense Signals", IBM Technical Disclosure Bulletin, vol. 23, No. 6, Nov. 1980, pp. 2331-2332.
IEEE Journal of Solid-State Circuits, vol. SC-15, #2, Apr. 1980, pp. 184-189, F. J. Smith et al., "A 64 KBit MOS Dynamic RAM with Novel Memory Capacitor".
IEEE Journal of Solid-State Circuits, vol. SC-15, #15, Oct. 1980, pp. 831-839, J. J. Barnes et al., "A High Performance Sense Amplifier for a 5 V Dynamic RAM".
IEEE Journal of Solid-State Circuits, vol. SC-15, #5, Oct. 1980, pp. 839-846, J. Y. Chan et al., "A 100 ns 5 V Only 64K.times.1 MOS Dynamic RAM".
IBM Technical Disclosure Bulletin, vol. 18, #3, Aug. 1975, pp. 786-787, "Semiconductor Storage Circuit Utilizing Two Device Memory Cells", H. Barsuhn et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

FET Storage with partitioned bit lines does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FET Storage with partitioned bit lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FET Storage with partitioned bit lines will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1209584

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.