Static information storage and retrieval – Systems using particular element – Ferroelectric
Reexamination Certificate
2001-12-10
2003-02-11
Mai, Son (Department: 2818)
Static information storage and retrieval
Systems using particular element
Ferroelectric
C365S205000, C365S208000
Reexamination Certificate
active
06519175
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to readout of a ferroelectric memory device having a single-transistor, single-capacitor (1T1C) memory cell structure.
2. Description of the Prior Art
In ferroelectric memory devices having the 1T1C memory cell structure, it is necessary to generate a reference level to determine whether the data in the memory cell is ‘0’ or ‘1’ when the data is read out. A method of generating the reference level uses a dummy cell. An example of this method is disclosed in Japanese Laid-open Patent Application No. H02-301093. The method disclosed in Japanese Laid-open Patent Application No. H02-301093 will be described with reference to FIG.
14
.
FIG. 14
is a circuit diagram of a conventional ferroelectric memory device. The ferroelectric memory device in
FIG. 14
comprises a memory cell MC in which data is stored, a dummy cell DMC generating the reference level, and a sense amplifier
10
C determining whether the data in the memory cell is ‘0’ or ‘1’. The memory cell MC is selected by a word line WL, and a plate line PL is driven, so that a signal potential is generated on a bit line BL
1
. The dummy cell DMC is selected by a word line DWL, and a plate line DPL is driven, so that a reference potential is generated on the bit line BL
2
.
As a ferroelectric capacitor DC of the dummy cell DMC, a capacitor having a smaller size than a ferroelectric capacitor C of the memory cell MC is used. That is, a level intermediate between the levels of the data ‘0’ and the data ‘1’ in the memory cell MC is generated by making the size of the ferroelectric capacitor DC of the dummy cell DMC different from the ferroelectric capacitor C of the memory cell MC. The reference level is adjusted by adjusting the size of the ferroelectric capacitor DC of the dummy cell DMC.
FIG. 14
shows a case where the number of memory cells MC is one. However, in ordinary cases, a plurality of memory cells, for example, 64 to 256 memory cells are connected to the bit line BL
1
. On the contrary, the number of dummy cells DMC is one.
In the above-described ferroelectric memory device, the generation of the reference level is realized by using a dummy cell.
However, in the conventional ferroelectric memory device, since the number of memory cells MC connected to one bit line is large unlike the number of dummy cells DMC connected to one bit line, the access frequency of the dummy cell is higher than that of the memory cells MC. Consequently, the dummy cell DMC deteriorates soon. The deterioration of the dummy cell DMC changes the reference level from the initially set one to a different one, so that the data in the memory cell MC cannot be read out correctly.
Moreover,in the conventional ferroelectric memory device, it is necessary to write predetermined data into the dummy cell DMC before performing reading, to generate a constant reference level. Since it is necessary to write the same data as the predetermined data every time irrespective of the data in the memory cell MC, a period for writing into the dummy cell DMC is required in addition to the period for writing into the memory cell MC.
Moreover, in the conventional ferroelectric memory device, the capacitor size of the dummy cell DMC is designed so that a level intermediate between the levels of the reading signals ‘0’ and ‘1’ of the memory cell MC is generated. However, in this designing of the capacitor size of the dummy cell DMC, it is necessary to previously estimate the levels of the reading signals ‘0’ and ‘1’ of the memory cell MC and the levels of the reading signals when the capacitor size is changed to one for the dummy cell DMC. This makes it difficult to design the capacitor size of the dummy cell DMC.
Moreover, in the conventional ferroelectric memory device, the capacitor size of the dummy cell DMC is decided in the design phase, and cannot easily be changed thereafter. This makes it difficult to always ensure a reading operation margin for sample characteristic variations in a case such that the ferroelectric memory device is mass-produced.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a high-speed, high-reliability ferroelectric memory device in which the reference level can be generated without the use of a dummy cell.
Another object of the present invention is to provide a ferroelectric memory device in which the reference level is easily designed in the design phase of the ferroelectric memory device.
Still another object of the present invention is to provide a ferroelectric memory device in which the reference level can easily be changed even after the design phase of the ferroelectric memory device.
A ferroelectric memory device of the present invention comprises: first and second bit lines; a first memory cell transistor; a first ferroelectric capacitor connected to the first bit line through the first memory cell transistor, said first ferroelectric capacitor being included in a first memory cell array; a sense amplifier connected to the first and second bit lines, and having first and second control terminals corresponding to the first and second bit lines; and a offset generating transistor connected between the first and second control terminals, and supplying an offset to the sense amplifier.
According to this structure, by additionally connecting the offset generating transistor between the first and second control terminals of the sense amplifier, the reference level can be generated without the use of a dummy cell. As a result, a high-speed, high-reliability ferroelectric memory device can be provided.
In the above-described ferroelectric memory device, an example of the sense amplifier comprises: a first P-type MOS transistor having its gate connected to the second bit line, its drain connected to the first bit line, and its source connected to the first control terminal; a second P-type MOS transistor having its gate connected to the first bit line, its drain connected to the second bit line, and its source connected to the second control terminal; a first N-type MOS transistor having its gate connected to the second bit line, its drain connected to the first bit line, and its source connected to a third control terminal; and a second N-type MOS transistor having its gate connected to the first bit line, its drain connected to the second bit line, and its source connected to the third control terminal.
Moreover, the offset generating transistor comprises a third P-type MOS transistor having its source and drain connected to the first and second control terminals, and a control signal of the sense amplifier is input to the second control terminal.
According to this structure, the same effects as those of the above-described ferroelectric memory device are produced.
In the above-described ferroelectric memory device, a second example of the sense amplifier comprises: a first P-type MOS transistor having its gate connected to the second bit line, its drain connected to a first data line, and its source connected to the first control terminal; and a second P-type MOS transistor having its gate connected to the first bit line, its drain connected to a second data line, and its source connected to the second control terminal.
Moreover, the offset generating transistor comprises a third P-type MOS transistor having its source and drain connected to the first and second control terminals, and a control signal of the sense amplifier is input to the second control terminal.
According to this structure, the same effects as those of the above-described ferroelectric memory device are produced.
In the above-described ferroelectric memory device, a third example of the sense amplifier comprises: a first N-type MOS transistor having its gate connected to the second bit line, its drain connected to the first bit line, and its source connected to the first control terminal; a second N-type MOS transistor having its gate connected to the first bit line, its drain connected to the second bit line, and its source connected to the second control
Mai Son
Stevens Davis Miller & Mosher LLP
LandOfFree
Ferroelectric memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ferroelectric memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ferroelectric memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3175032