Ferroelectric capacitor memory circuit MOS setting and transmiss

Details Ferroelectric capacitor memory circuit MOS setting and transmiss Ferroelectric capacitor memory circuit MOS setting and transmiss

1990-07-06

1992-06-09

Bowler, Alyssa H.

Static information storage and retrieval

Systems using particular element

Ferroelectric

365149, 365117, 36518901, 357 236, G11C 700, G11C 1122

Patent

active

051213532

ABSTRACT:
A memory circuit including a plurality of ferroelectric capacitors arranged in a matrix, setting MOS field effect transistors for setting both electrodes of each of the ferroelectric capacitor at the same electric potential, and transmission MOS field effect transistors for transmitting information to the ferroelectric capacitors, and having a construction in which two word lines are provided corresponding to each line of the ferroelectric capacitors, one bit line is provided corresponding to each row of the ferroelectric capacitors, each of the transmission MOS field effect transistors is connected to one of the word lines and the bit line, and each of the setting MOS field effect transistors is connected to the other word line. Also disclosed is a memory circuit including memory cells each composed of ferroelectric capacitors arranged in a matrix and transmission MOS field effect transistors provided corresponding to the ferroelectric capacitors for transmitting information to the ferroelectric capacitors, line address decoders each provided corresponding to each group of the memory cells in each line for controlling the input and output of information to the ferroelectric capacitors, word lines provided corresponding to each group of memory cells in each the line for selecting line, and drive lines for commonly controlling the ferroelectric capacitors in the group of memory cells, and having a construction in which the word lines and the drive lines are connected to the line address decoders, and bit lines are provided corresponding to each row of the memory cells.

REFERENCES:
patent: 4391901 (1983-07-01), Land et al.
patent: 4853893 (1989-08-01), Eaton, Jr. et al.
patent: 4873664 (1989-10-01), Eaton, Jr.
patent: 4888733 (1988-12-01), Mogley
patent: 4893272 (1990-01-01), Eaton, Jr. et al.
patent: 4935896 (1990-06-01), Matsumura et al.
patent: 5010518 (1991-04-01), Toda
R. Womack, et al, "A 16kb Ferroelectric Nonvolatile Memory with a Bit Parallel Architecture", IEEE International Solid-State Circuits Conference, ISSCC 89, pp. 242-243.
Technology to Watch, Electronics, Feb. 18, 1988, pp. 91-95.

Affiliated with

Also associated with

Rating

Ferroelectric capacitor memory circuit MOS setting and transmiss does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ferroelectric capacitor memory circuit MOS setting and transmiss, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ferroelectric capacitor memory circuit MOS setting and transmiss will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1810400