Fencing off instruction buffer until re-circulation of...

Details Fencing off instruction buffer until re-circulation of... Fencing off instruction buffer until re-circulation of...

2007-08-07

2007-08-07

Kim, Kenneth S. (Department: 2111)

Electrical computers and digital processing systems: processing

Processing control

Branching

C712S205000

Reexamination Certificate

active

11056512

ABSTRACT:
Systems and methods for handling the event of a wrong branch prediction and an instruction rejection in a digital processor are disclosed. More particularly, hardware and software are disclosed for detecting a condition where a branch instruction was mispredicted and an instruction that preceded the branch instruction is rejected after the branch instruction is executed. When the condition is detected, the branch instruction and rejected instruction are recirculated for execution. Until, the branch instruction is re-executed, control circuitry can prevent instructions from being received into an instruction buffer that feeds instructions to the execution units of the processor by fencing the instruction buffer from the fetcher. The instruction fetcher may continue fetching instructions along the branch target path into a local cache until the fence is dropped.

REFERENCES:
patent: 7076640 (2006-07-01), Kadambi
patent: 2006/0190707 (2006-08-01), McIlvaine et al.

Affiliated with

Also associated with

Rating

Fencing off instruction buffer until re-circulation of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fencing off instruction buffer until re-circulation of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fencing off instruction buffer until re-circulation of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3888334