Fault tolerant queue system

Details Fault tolerant queue system Fault tolerant queue system

1997-11-04

2000-07-11

Wright, Norman Michael

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

714 54, 714718, G06F 1100, G11C 2900

Patent

active

060888172

ABSTRACT:
A fault tolerant queue system for selecting storing positions in a memory for performing write operations from an on-line maintained idle list of addresses to free storing positions in the memory and for calculating addresses for collecting data earlier stored in the memory. The storing positions are exposed to a testing procedure. The testing procedure is performed periodically on each storing position in idle cycles during operation of the system, and the result is used to maintain the idle list. The addresses selected for testing are released from system use as controlled by the system.

REFERENCES:
patent: 3681757 (1972-08-01), Allen et al.
patent: 3814922 (1974-06-01), Nibby et al.
patent: 3863227 (1975-01-01), Sanabria
patent: 3982111 (1976-09-01), Lerner et al.
patent: 4049956 (1977-09-01), Van Veen
patent: 4479214 (1984-10-01), Ryan
patent: 4535455 (1985-08-01), Peterson
patent: 4575792 (1986-03-01), Keeley
patent: 4672583 (1987-06-01), Nakaizumi
patent: 4809276 (1989-02-01), Lemay et al.
patent: 4841434 (1989-06-01), Mathewes, Jr. et al.
patent: 4933932 (1990-06-01), Quinquis et al.
patent: 4953157 (1990-08-01), Franklin et al.
patent: 5014266 (1991-05-01), Bales et al.
patent: 5016248 (1991-05-01), Kudoh
patent: 5155844 (1992-10-01), Cheng et al.
patent: 5177745 (1993-01-01), Rozman
patent: 5200959 (1993-04-01), Gross et al.
patent: 5233610 (1993-08-01), Nakayama et al.
patent: 5271015 (1993-12-01), Akiyama
patent: 5276833 (1994-01-01), Auvinen et al.
patent: 5291482 (1994-03-01), McHarg et al.
patent: 5299202 (1994-03-01), Vaillancourt
patent: 5311520 (1994-05-01), Raghavachari
patent: 5331596 (1994-07-01), Miyazawa et al.
patent: 5357521 (1994-10-01), Cheng et al.
patent: 5388238 (1995-02-01), McHarg et al.
patent: 5396619 (1995-03-01), Walton
patent: 5418790 (1995-05-01), Kim
patent: 5432908 (1995-07-01), Heddes et al.
patent: 5446741 (1995-08-01), Boldt et al.
patent: 5452418 (1995-09-01), Tatosian et al.
patent: 5461588 (1995-10-01), Sardenson et al.
patent: 5485453 (1996-01-01), Wahlman et al.
patent: 5497350 (1996-03-01), Muhmenthaler et al.
C.H. Stapper et al., "Synergistic Fault-Tolerance for Memory Chips", IEEE Transactions on Computers, vol. 41, No. 9, Sep. 1992, pp. 1078-1087.
Ad J. Van De Goor, "Using March Tests to Test SRAMs", IEEE Design & Test of Computers, Mar. 1993, pp. 8-14.
"Technique for Defect Management in Computer Main Memory", IBM Technical Disclosure Bulletin, vol. 35, No. 1A, Jun. 1992, pp. 357-358.
R. Treuer et al., "Built-In Self-Diagnosis for Repairable Embedded RAMS", IEEE Design & Test of Computers, 1993, pp. 24-33.

Affiliated with

Also associated with

Rating

Fault tolerant queue system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant queue system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant queue system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-553261