Excavating
Patent
1990-07-20
1993-07-27
Beausoliel, Jr., Robert W.
Excavating
371 24, 371 91, G06F 1540, G06F 1100
Patent
active
052316408
ABSTRACT:
A primary processor provides control, address and data signals to a shadow comparison ASIC which also receives corresponding signals from a shadow processor running in delayed lock step with respect to the primary processor. The primary processor is coupled to a system CPU bus which communicates through a memory interface with a DRAM memory. An EDC circuit generates EDC syndrome bits with respect to data written by the primary processor into the memory through the interface. The EDC syndrome bits are stored in memory along with the data. The shadow comparison ASIC includes an identical EDC circuit for generating comparable syndrome bits from the data transmitted from the primary processor to the memory when in the write mode and from the data transmitted from the memory to the primary processor when in the read mode. The syndrome bits generated in the ASIC are compared with those generated at the memory to detect discrepancies indicative of failure when in the write mode and with those stored in the memory to detect discrepancies indicative of failure when in the read mode.
REFERENCES:
patent: 4227244 (1980-10-01), Thorsrud et al.
patent: 4561094 (1985-12-01), Jackowski et al.
patent: 5043984 (1991-08-01), Tomisawa et al.
Hanson David G.
Salser Mark A.
Wallace Charles L.
Beausoliel, Jr. Robert W.
Bowen Glenn W.
Cooper Albert B.
Lo Allen M.
Starr Mark T.
LandOfFree
Fault tolerant processor/memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault tolerant processor/memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant processor/memory architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2347544