Fault tolerant processing architecture

Details Fault tolerant processing architecture Fault tolerant processing architecture

2005-08-30

2005-08-30

Baderman, Scott (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S797000

Reexamination Certificate

active

06938183

ABSTRACT:
A fault tolerant processing circuit comprising at least three processor groupings, a synchronizing circuit and a fault logic circuit. Each of the processor groupings have a plurality of processor grouping inputs and a plurality of processor grouping outputs. The synchronizing circuit comprises a plurality of output synchronizers, wherein each output synchronizer communicates with a corresponding respective processor grouping for synchronizing the output of each processor grouping. A fault logic circuit communicates with the synchronizing circuit. The fault logic circuit comprises a fault detection circuit and a fault mask circuit. The fault logic circuit compares the plurality of processor group outputs to detect errors in any one of the plurality of processor group outputs. An error is detected when none of the at least three processor groups is in a majority of the processor groups. Upon a detected fault, the fault mask circuit masks the output of the respective processor grouping associated with a detected error and signals a detected error. The error signal latch is then used to reset the processor groupings.

REFERENCES:
patent: 4745302 (1988-05-01), Hanawa et al.
patent: 5537655 (1996-07-01), Truong
patent: 5889940 (1999-03-01), Liddell et al.
patent: 6073251 (2000-06-01), Jewett et al.
patent: 6141770 (2000-10-01), Fuchs et al.
patent: 6247143 (2001-06-01), Williams
patent: 6637005 (2003-10-01), Kohnen
patent: 6671841 (2003-12-01), Golshan
patent: 2002/0095641 (2002-07-01), Cartagena
patent: 2002/0129296 (2002-09-01), Kwiat et al.
patent: 1 146 423 (2001-10-01), None

Affiliated with

Also associated with

Rating

Fault tolerant processing architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant processing architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant processing architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3501399