Fault tolerant multi-node computing system using...

Details Fault tolerant multi-node computing system using... Fault tolerant multi-node computing system using...

2011-01-11

2011-01-11

Beausoilel, Robert (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S011000

Reexamination Certificate

active

07870439

ABSTRACT:
A fault tolerant computing system comprises a plurality of processing nodes interconnected by a communication medium for parallel-running identical application programs. A fault detector is connected to the processing nodes via the communication medium for periodically collecting configuration status data from the processing nodes and mutually verifying the collected configuration status data for detecting an abnormal node. In one preferred embodiment of this invention, the system operates in a version diversity mode in which the processing nodes are configured in a substantially equal configuration and the application programs are identical programs of uniquely different software versions. In a second preferred embodiment, the system operates in a configuration diversity mode in which the processing nodes are respectively configured in uniquely different configurations. The configurations of the processing nodes are sufficiently different from each other that a software fault is not simultaneously activated by the processing nodes.

REFERENCES:
patent: 5193181 (1993-03-01), Barlow et al.
patent: 5317722 (1994-05-01), Evans
patent: 5664093 (1997-09-01), Barnett et al.
patent: 5740359 (1998-04-01), Hasegawa et al.
patent: 5802266 (1998-09-01), Kanekawa et al.
patent: 6014669 (2000-01-01), Slaughter et al.
patent: 6173416 (2001-01-01), Liddell et al.
patent: 6636818 (2003-10-01), Lawrence
patent: 6754845 (2004-06-01), Kursawe et al.
patent: 6836750 (2004-12-01), Wong et al.
patent: 7024594 (2006-04-01), Pignol
patent: 7111205 (2006-09-01), Jahn et al.
patent: 7237140 (2007-06-01), Nakamura et al.
patent: 7237239 (2007-06-01), Goel et al.
patent: 7320127 (2008-01-01), Banks et al.
patent: 7363656 (2008-04-01), Weber et al.
patent: 7418470 (2008-08-01), Howard et al.
patent: 2001/0025312 (2001-09-01), Obata
patent: 2002/0046365 (2002-04-01), Avizienis
patent: 2003/0191989 (2003-10-01), O'Sullivan
patent: 2004/0205374 (2004-10-01), Poletto et al.
patent: 2008/0168356 (2008-07-01), Eryurek et al.
patent: 4-149743 (1992-05-01), None
patent: 06-342369 (1994-12-01), None
patent: 07-306794 (1995-11-01), None
patent: 9-212467 (1997-08-01), None
patent: 9-305552 (1997-11-01), None
patent: 9-311733 (1997-12-01), None
patent: 10-49219 (1998-02-01), None
patent: 10-283215 (1998-10-01), None
patent: 2000-276454 (2000-10-01), None
patent: 2001-101149 (2001-04-01), None
patent: 2001-202346 (2001-07-01), None
patent: 2001-209627 (2001-08-01), None
patent: 2001-331348 (2001-11-01), None
patent: 2002-32243 (2002-01-01), None
patent: 2002-259147 (2002-09-01), None
“Fault Tolerance by Design Diverstiy: Concepts and Experiments” Avizienis et al., IEEE, 1984, pp. 67-80.
“Distributed Execution of Recovery Blocks: An Approach for Uniform Treatment of Hardware and Software Faultsin Real-Time Applications” Kim et al., IEEE Transactions on Computers, vol. 38, No. 5, 1989, pp. 626-636.

Affiliated with

Also associated with

Rating

Fault tolerant multi-node computing system using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant multi-node computing system using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant multi-node computing system using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2649532