Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2007-04-17
2007-04-17
Baderman, Scott (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S030000
Reexamination Certificate
active
10690727
ABSTRACT:
One embodiment disclosed relates to a method of executing program code on a target microprocessor with multiple CPU cores thereon. One of the CPU cores is selected for testing, and inter-core context switching is performed. Parallel execution occurs of diagnostic code on the selected CPU core and the program code on remaining CPU cores. Another embodiment disclosed relates to a microprocessor having a plurality of CPU cores integrated on the microprocessor chip. Inter-core communications circuitry is coupled to each of the CPU cores and configured to perform context switching between the CPU cores.
REFERENCES:
patent: 5202975 (1993-04-01), Rasbold et al.
patent: 5412671 (1995-05-01), Tsuchiya
patent: 5819088 (1998-10-01), Reinders
patent: 5835776 (1998-11-01), Tirumalai et al.
patent: 6134675 (2000-10-01), Raina
patent: 6360333 (2002-03-01), Jansen et al.
patent: 6367032 (2002-04-01), Kasahara
patent: 6408377 (2002-06-01), Munson
patent: 6434712 (2002-08-01), Urban et al.
patent: 6550020 (2003-04-01), Floyd et al.
patent: 6553530 (2003-04-01), Kim
patent: 6625749 (2003-09-01), Quach
patent: 6640313 (2003-10-01), Quach
patent: 6857083 (2005-02-01), Floyd et al.
patent: 6907548 (2005-06-01), Abdo
patent: 6983398 (2006-01-01), Prabhu
patent: 7065681 (2006-06-01), Quach
patent: 2003/0005380 (2003-01-01), Nguyen et al.
patent: 2003/0191996 (2003-10-01), Mukherjee et al.
patent: 59055549 (1984-03-01), None
patent: 60173654 (1985-09-01), None
patent: 61101844 (1986-05-01), None
patent: 63255743 (1988-10-01), None
patent: 01021564 (1989-01-01), None
patent: 05210529 (1993-08-01), None
Patents Act 1977: Search Report under Section 17 for Application No. GB 0422724.5.
Barr Andrew Harvey
Pomaranski Ken Gary
Shidla Dale John
Assessor Brian
Baderman Scott
Hewlett--Packard Development Company, L.P.
LandOfFree
Fault-tolerant multi-core microprocessing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault-tolerant multi-core microprocessing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault-tolerant multi-core microprocessing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3781901