Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Patent
1996-11-07
1998-09-15
Kim, Matthew M.
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
711120, 711167, 39518204, 39518212, G06F 1216, G06F 1208
Patent
active
058095438
ABSTRACT:
An outboard file cache extended processing complex for use with a host data processing system for providing closely coupled file caching capability is described. Data movers at the host provide the hardware interface to the outboard file cache, provide the formatting of file data and commands, and control the reading and writing of data from the extended processing complex. Host interface adapters receive file access commands sent from the data movers and provide cache access control. Directly coupled fiber optic links couple each of the data movers to the associated one of the host interface adapters and from the nonvolatile memory. A nonvolatile memory to store redundant copies of the cached file data is described. A system interface including bidirectional bus structures and index processors that control the routing of data signals, provides control of storage and retrieval of file cache data derived from host interface adapters and from the nonvolatile memory. Multiple power domains are described together with independent clock distribution within each power domain. The independent clock distribution sources are synchronized with each other. A system for fault tolerant redundant storage of file cache data redundantly in at least two portions of the nonvolatile file cache storage is described.
REFERENCES:
patent: 4445174 (1984-04-01), Fletcher
patent: 4794521 (1988-12-01), Ziegler
patent: 5130922 (1992-07-01), Liu
patent: 5193162 (1993-03-01), Bordsen et al.
patent: 5193166 (1993-03-01), Menasce
patent: 5261053 (1993-11-01), Valencia
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5408651 (1995-04-01), Flocken et al.
patent: 5437022 (1995-07-01), Beardsley et al.
Improved cost, performance, and reliability by simultaneous accesses to pipelined caches with duplicate data protection and enhanced multiprocessor performance, IBM Tehnical Disclosure Bulletin, vol. 33, No. 1A, pp. 264-265, Jun. 1990.
Renade, Software for mass storage systems, Optical Information Systems, vol. 10, No. 5, p. 256 (14), Sep. 1990.
Byers Larry L.
Price deceased Ferris T.
Torgerson James F.
Johnson Charles A.
Kim Matthew M.
Starr Mark T.
Unisys Corporation
LandOfFree
Fault tolerant extended processing complex for redundant nonvola does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault tolerant extended processing complex for redundant nonvola, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant extended processing complex for redundant nonvola will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-104811