Fault-tolerant digital communications channel having...

Details Fault-tolerant digital communications channel having... Fault-tolerant digital communications channel having...

2006-07-04

2006-07-04

Bayard, Emmanuel (Department: 2634)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Protocol

C710S104000, C710S107000, C710S240000, C375S219000, C375S356000, C375S371000, C375S376000, C370S453000, C370S458000, C709S231000, C327S155000, C198S836400

Reexamination Certificate

active

07073001

ABSTRACT:
A method of synchronizing or initiating channel lock in a serial loop formed by an initializing transceiver and subject transceivers disclosed. Should a transceiver in the serial loop detect that its receiving serial channel is desynchronized, it sends an unlock signal to the next transceiver in the loop. The unlock signal guarantees that the next transceiver's receiving serial channel will be desynchronized. Only the initializing transceiver may initiate a channel lock sequence.

REFERENCES:
patent: 3639694 (1972-02-01), Deutsch et al.
patent: 3739904 (1973-06-01), Windstrup
patent: 4042783 (1977-08-01), Gindi
patent: 4103336 (1978-07-01), Gindi et al.
patent: 4354229 (1982-10-01), Davis et al.
patent: 4489379 (1984-12-01), Lanier et al.
patent: 6215835 (2001-04-01), Kyles
patent: 6426984 (2002-07-01), Perino et al.
patent: 6839393 (2005-01-01), Sidiropoulos
patent: 6861884 (2005-03-01), Nguyen et al.

Affiliated with

Also associated with

Rating

Fault-tolerant digital communications channel having... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault-tolerant digital communications channel having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault-tolerant digital communications channel having... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3554720