Fault tolerant design for identification of AC defects including

Details Fault tolerant design for identification of AC defects including Fault tolerant design for identification of AC defects including

1994-11-14

2000-10-03

Beausoliel, Jr., Robert W.

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

714 49, G06F 1114

Patent

active

061287520

ABSTRACT:
A mechanism for handling processing errors in a computer system. The mechanism includes a first means for processing a stream of instructions, second means for detecting an error caused by a timing dependant defect and occurring during processing of the instruction by the first means and third means for varying the instruction processing cycle time of the first means in response to the detection of the error by the second means, and for causing the second means to retry at least a portion of the instruction subsequent to the varying. In a preferred embodiment, the mechanism uses the variable frequency oscillator, controlled by recovery code, to increase the system clock cycle time by a specified time (Textend) following what has been determined to be a critical fail and after normal retry has been unsuccessful. The increased cycle time extends the net slack and, thereby, provides tolerance to certain AC (path delay) defects which have developed in any cycle time dependant latch to latch segment. The time (T) is chosen based on maximum cycle time restrictions resulting, for example, from the pipelining of data in system cables.

REFERENCES:
patent: 3548177 (1970-12-01), Hartlipp et al.
patent: 3868647 (1975-02-01), Zandveld
patent: 4003086 (1977-01-01), Larsen et al.
patent: 4025768 (1977-05-01), Missios et al.
patent: 4044337 (1977-08-01), Hicks et al.
patent: 4412281 (1983-10-01), Works
patent: 4481575 (1984-11-01), Bazlen et al.
patent: 4800564 (1989-01-01), Defazio et al.
patent: 4912707 (1990-03-01), Kogge et al.
IEEE Spectrum, Feb. 1984, pp. 36-42, "Maintenance processors for Mainframe Computers" by T. S. Liu.
IBM Technical Disclosure Bulletin, vol. 21, No. 4, Sep. 1978, "Retry with Performance Degradation".
IBM Technical Disclosure Bulletin, vol. 29, No. 2, Jul. 1986, pp. 903-904, "Clock Recovery . . . Counter".
IBM Technical Disclosure Bulletin, vol. 28, No. 1, Jun. 1985, pp. 49-51, "Self Test AC Isolation".
IBM Technical Disclosure Bulletin, vol. 27, No. 4B, Sep. 1984, pp. 2509-2510, "High Speed Programmable Clock Generator".

Affiliated with

Also associated with

Rating

Fault tolerant design for identification of AC defects including does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant design for identification of AC defects including, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant design for identification of AC defects including will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-205928