Fault tolerant data bus

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

710 45, 710 29, G06F 1300

Patent

active

060527536

ABSTRACT:
A fault tolerant bus architecture and protocol for use in applications wherein data must be handled with a high degree of integrity and in a fault tolerant manner. As applied to an integrated flight hazard avoidance system, the system is constructed of two or more microprocessor-driven modules that generate data, two independent bus interface controllers per module, and an inter-module backplane data bus that links each module. The system allows comparison of identical data from multiple sources. If invalid data is detected, the system either passes the correct data copy or generates a system fault message. The bus architecture utilizes a distributed synchronization protocol, and does not require a master synchronization source.

REFERENCES:
patent: 4004283 (1977-01-01), Bennett et al.
patent: 4020472 (1977-04-01), Bennett et al.
patent: 4068298 (1978-01-01), Dechant et al.
patent: 4086627 (1978-04-01), Bennett et al.
patent: 4087855 (1978-05-01), Bennett et al.
patent: 4266270 (1981-05-01), Daniels et al.
patent: 4355388 (1982-10-01), Deal, Jr.
patent: 4701878 (1987-10-01), Gunkel et al.
patent: 4734907 (1988-03-01), Turner
patent: 4813038 (1989-03-01), Lee
patent: 4829227 (1989-05-01), Turner
patent: 4829293 (1989-05-01), Schlater
patent: 4901309 (1990-02-01), Turner
patent: 4905236 (1990-02-01), Leibe et al.
patent: 4961141 (1990-10-01), Hopkins et al.
patent: 5175800 (1992-12-01), Galis et al.
patent: 5193167 (1993-03-01), Sites et al.
patent: 5283646 (1994-02-01), Bruder
patent: 5367705 (1994-11-01), Sites et al.
patent: 5410660 (1995-04-01), Divine et al.
patent: 5410682 (1995-04-01), Sites et al.
patent: 5440549 (1995-08-01), Min et al.
patent: 5440751 (1995-08-01), Santeler et al.
patent: 5469551 (1995-11-01), Sites et al.
patent: 5493687 (1996-02-01), Garg et al.
patent: 5560035 (1996-09-01), Garg et al.
patent: 5561779 (1996-10-01), Jackson et al.
patent: 5568624 (1996-10-01), Sites et al.
patent: 5652846 (1997-07-01), Sides
patent: 5675751 (1997-10-01), Baker et al.
patent: 5682546 (1997-10-01), Garg et al.
patent: 5701450 (1997-12-01), Duncan
patent: 5715440 (1998-02-01), Ohmura et al.
patent: 5724572 (1998-03-01), Dieffenderfer et al.
patent: 5740353 (1998-04-01), Kreulen et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fault tolerant data bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant data bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant data bus will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2345347

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.