Boots – shoes – and leggings
Patent
1994-01-14
1996-01-30
Beausoliel, Jr., Robert W.
Boots, shoes, and leggings
3649442, 39518211, G06F 1134
Patent
active
054887160
ABSTRACT:
A fault-tolerant computer system has primary and backup computers. Primary and backup virtual machines running on the computers are controlled by corresponding virtual machine monitors. The virtual machines execute only user-mode instructions, while all kernel-mode instructions are trapped and handled by the virtual machine monitors. Each computer has a recovery register that generates a hardware interrupt each time that a specified number of instructions, called an epoch, are executed. Prior to failure of the primary computer, the backup computer's virtual machine monitor converts all I/O instructions into no-ops and the primary computer sends copies of all I/O interrupts to the backup computer. To ensure that the instruction streams in the primary and backup virtual machines are identical and that all instructions for handling interrupts and traps are executed at exactly the same point in the two virtual machines' instruction streams, all interrupts and traps that occur on the primary computer during an epoch are buffered by the virtual machine monitor. At the end of each epoch, the buffered interrupts and traps are delivered to the primary computer's virtual machine and a message is sent to the backup computer allowing the just completed epoch to be executed by the backup virtual machine. Whenever a fail-over occurs, all I/O operation completed interrupts from the epoch in which the failure occurred are deleted, and "disconnected" interrupts are generated for all I/O devices in use. The backup virtual processor re-connects to the i/O devices and then reissues outstanding I/O operations for which a operation completed interrupt was not received. As a result, processor failures look like ordinary I/O device failures to the software running in the backup virtual machine.
REFERENCES:
patent: 3810119 (1974-05-01), Zieve
patent: 4456952 (1984-06-01), Mohrman et al.
patent: 4521871 (1985-01-01), Galdun et al.
patent: 4787041 (1988-11-01), Yount
patent: 4817091 (1989-03-01), Katzman et al.
patent: 4965717 (1990-10-01), Cutts, Jr. et al.
patent: 5155729 (1992-10-01), Rysko et al.
patent: 5157663 (1992-10-01), Major et al.
patent: 5235700 (1993-08-01), Alaiwan et al.
patent: 5295258 (1994-03-01), Jewett et al.
patent: 5363503 (1994-11-01), Gleeson et al.
Patent Abstracts of Japan, vol. 011, No. 334 (P-631) 31 Oct. 1987 & JP, A.62 115 547, 27 May 1987.
Balkovich Edward
Lampson Butler
Schneider Fred B.
Thiel David
Beausoliel, Jr. Robert W.
Digital Equipment Corporation
Fisher Arthur W.
Maloney Denis G.
McGuinness Lindsay G.
LandOfFree
Fault tolerant computer system with shadow virtual processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault tolerant computer system with shadow virtual processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant computer system with shadow virtual processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-162666