Static information storage and retrieval – Read/write circuit – Testing
Patent
1992-03-20
1994-10-18
LaRoche, Eugene R.
Static information storage and retrieval
Read/write circuit
Testing
365 96, 365210, 371 151, G11C 1140
Patent
active
053574710
ABSTRACT:
Architecture for a memory device and a method for employing the architecture for testing of the memory device are provided. In a memory device such as a one-time programmable EPROM, an extra row and an extra column of memory cells are added to the regular array. The extra column is configured so that, during a first test configuration, a sense device connected to the column line of the extra column of cells will detect whether exactly one row line of the correct parity is selected in response to input of a row address. Similarly, the extra row is configured so that the sense amp connected to the column lines of the regular array, can determine whether exactly one column line of the correct parity from the regular array is selected in response to input of a column address. The row decoder and row address lines are tested separately from the testing of the column decoder and column address lines. In this fashion, an EPROM can be tested to obtain single fault coverage for faults in address logic (including address inputs) and certain faults in a memory array without the need to write or program a memory cell. This permits practical testing for the above-mentioned coverage for EPROMs which cannot feasibly be erased such as one-time programmable (OTP) EPROMs.
REFERENCES:
patent: 3270318 (1966-08-01), Strawbridge
patent: 4320507 (1982-03-01), Fukushima et al.
patent: 4393475 (1983-07-01), Kitagawa et al.
patent: 4429388 (1984-01-01), Fukushima et al.
patent: 4833652 (1989-05-01), Isobe et al.
patent: 4862418 (1989-08-01), Cuppens et al.
patent: 4903265 (1990-02-01), Shannon et al.
patent: 4970727 (1990-11-01), Miyawaki et al.
patent: 5007026 (1991-04-01), Gaultier et al.
patent: 5060230 (1991-10-01), Arimoto et al.
patent: 5214604 (1993-05-01), Kato
Pawlowdki, et al., "Functional Testing of EPROMs", IEEE Journal of Solid-State Circuits, vol. SC-19, No. 2, Apr. 1984.
Kondo, "Test Patterns for EPROMs," IEEE Journal of Solid-State Circuits, vol. SC-14, No. 4, Aug. 1979.
Kondo, et al., "An Erase Model in Double Poly-Si Gate n-Channel FAMOS Devices," IEEE Transactions on Electron Devices, vol. ED 25, No. 3, Mar. 1978.
Yu, "Bitmapping A Tool for EPROM Failure Analysis," IPFA Symposium Proceeds, 1987.
Morandi, et al., "On the Use of Matrix Algebra for the Description of EPROM Failures," IEEE Journal of Solid-State Circuits, vol. SC-16, No. 2, Apr., 1981.
Suk, et al., "A March Test for Functional Faults in Semiconductor Ramdom Access Memories", IEEE Transactions on Computers, vol. C-30, No. 12, Dec., 1981.
Fuchs, et al., "A Unified Approach to Concurrent Error Detection in Highly Structured Logic Arrays", 16th FTCS, Kissemmee, USA, 1984.
Sridhar, "A New Parallel Test Approach for Large Memories," 1985 International Test Conference.
Marinescu, "Simple and Efficient Algorithms for Functional RAM Testing," 1985 Test Conference.
Cocking, "RAM Test Patterns and Test Strategy," Fairchild System Technology, pp. 1-7.
Mak, et al., "The Design of PlAs with Concurrent Error Detection," Coordinated Science Laboratory, Univ. of IL. 1982.
Barnes, et al., "Operation and Characterization of N-Channel EPROM Cells," IEEE Journal of Solid-State Electronics, vol. 21, pp. 521-529, 1978.
LaRoche Eugene R.
National Semiconductor Corporation
Niranjan F.
LandOfFree
Fault locator architecture and method for memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault locator architecture and method for memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault locator architecture and method for memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2377742