Fault injection method and system

Details Fault injection method and system Fault injection method and system

2007-10-16

2007-10-16

Wilson, Yolanda L (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S032000, C714S727000, C714S737000

Reexamination Certificate

active

10648055

ABSTRACT:
A method and system are disclosed for fault injection using Boundary Scan resources compliant with 1149.1, while operating in system mode. The system has two register circuits, one, for storing and updating fault selection data and another, for storing and updating fault injection values.

REFERENCES:
patent: 5130988 (1992-07-01), Wilcox et al.
patent: 5428624 (1995-06-01), Blair et al.
patent: 5627842 (1997-05-01), Brown et al.
patent: 6202182 (2001-03-01), Abramovici et al.
patent: 6378094 (2002-04-01), Chakraborty et al.
patent: 6536008 (2003-03-01), Nadeau-Dostie et al.
patent: 2002/0199134 (2002-12-01), Davies
patent: 2004/0268181 (2004-12-01), Wang et al.
Chakraborty et al. ‘A Novel Fault Injection Method for System Verification Based on FPGA Boundary Scan Architecture’. IEEE Oct. 2002.
Chau, Savio. ‘Fault Injection Scan Design for Enhanced VLSI Design Verification’. IEEE 1993.
Ke, Wuudiann. ‘Backplane Interconnect Test in a Boundary-Scan Environment’. IEEE 1996.
Nadeau-Dostie, B. et al., “A New Hardware Fault Insertion Scheme for System Diagnostics Verification”, Proc. International Test Conference, Oct. 1995, pp. 994-1002.

Affiliated with

Also associated with

Rating

Fault injection method and system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault injection method and system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault injection method and system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3840623