Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Testing or evaluating
Reexamination Certificate
2011-07-26
2011-07-26
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Testing or evaluating
C716S106000, C714S737000
Reexamination Certificate
active
07987442
ABSTRACT:
Methods, apparatus, and systems for testing, analyzing, and improving integrated circuit yield and quality are disclosed herein. For example, in one exemplary embodiment, one or more fault dictionaries are generated for identifying one or more defect candidates from corresponding observation point combinations. In this exemplary method, the observation point combinations indicate the observation points of a circuit-under-test that captured faulty test values upon application of a respective test pattern. Further, the one or more fault dictionaries in one embodiment are generated by: (a) for a first defect candidate, storing one or more first indicators indicative of test patterns detecting the first defect candidate, and (b) for a second defect candidate, storing at least a second indicator indicative of the test patterns that detect the second defect candidate, the second indicator comprising a bit mask that indicates which of the test patterns detecting the first defect candidate also detect the second defect candidate.
REFERENCES:
patent: 4228537 (1980-10-01), Henckels et al.
patent: 5475695 (1995-12-01), Caywood et al.
patent: 5515384 (1996-05-01), Horton, III
patent: 5640403 (1997-06-01), Ishiyama et al.
patent: 5663967 (1997-09-01), Lindberg et al.
patent: 5726996 (1998-03-01), Chakradhar et al.
patent: 5831996 (1998-11-01), Abramovici et al.
patent: 5896401 (1999-04-01), Abramovici et al.
patent: 6066179 (2000-05-01), Allan
patent: 6070261 (2000-05-01), Tamarapalli et al.
patent: 6202181 (2001-03-01), Ferguson et al.
patent: 6393602 (2002-05-01), Atchison et al.
patent: 6449749 (2002-09-01), Stine
patent: 6536007 (2003-03-01), Venkataraman
patent: 6557132 (2003-04-01), Gangl et al.
patent: 6567946 (2003-05-01), Nozuyama
patent: 6611729 (2003-08-01), Drum
patent: 6701477 (2004-03-01), Segal
patent: 6952818 (2005-10-01), Ikeuchi
patent: 6975978 (2005-12-01), Ishida et al.
patent: 7137083 (2006-11-01), Hildebrant
patent: 7281222 (2007-10-01), Babcock
patent: 7509551 (2009-03-01), Koenemann et al.
patent: 7512508 (2009-03-01), Rajski et al.
patent: 2002/0093356 (2002-07-01), Williams et al.
patent: 2002/0147952 (2002-10-01), Bartenstein et al.
patent: 2003/0046608 (2003-03-01), Bartenstein et al.
patent: 2003/0120459 (2003-06-01), Lee et al.
patent: 2003/0177416 (2003-09-01), Manley et al.
patent: 2004/0064773 (2004-04-01), Kundu et al.
patent: 2004/0177299 (2004-09-01), Wang et al.
patent: 2004/0205436 (2004-10-01), Kundu et al.
patent: 2005/0086619 (2005-04-01), Teh et al.
patent: 2005/0132306 (2005-06-01), Smith et al.
patent: 2005/0257104 (2005-11-01), Wood, Jr.
patent: 2006/0053357 (2006-03-01), Rajski et al.
patent: 2006/0066338 (2006-03-01), Rajski et al.
patent: 2006/0066339 (2006-03-01), Rajski et al.
patent: 2006/0069958 (2006-03-01), Sawicki et al.
patent: 2006/0101355 (2006-05-01), Ciplickas et al.
patent: 2006/0107157 (2006-05-01), Wen et al.
patent: 2006/0265185 (2006-11-01), Lanzerooti et al.
patent: 2007/0143643 (2007-06-01), Pineda De Gyvez et al.
patent: 2007/0283202 (2007-12-01), Cheng et al.
patent: 2008/0301597 (2008-12-01), Chen et al.
patent: 2009/0177936 (2009-07-01), Koenemann et al.
patent: WO 2006/029284 (2006-03-01), None
Abramovici et al., “Digital Systems Testing and Testable Design,”IEEE Press, pp. 9-37, 56-60, 84-86, 93-126, 131-302, 421-452, and 541-568 (Sep. 13, 1994).
Aitken et al., “ITC 2003 Roundtable: Design for Manufacturability,”IEEE Design&Test of Computers, pp. 144-156 (2004).
Allan et al., “An Yield Improvement Technique for IC Layout Using Local Design Rules,”IEEE Trans. on Computer-Aided Design, vol. 11, No. 11, pp. 1355-1362 (Nov. 1992).
Boppana et al., “Full Fault Dictionary Storage Based on Labeled Tree Encoding,”Proc. VLSI Test Symp., pp. 174-197 (1996).
Chess et al., “Creating Small Fault Dictionaries,”IEEE Trans. on Computer-Aided Design, vol. 18, No. 3, pp. 346-356 (Mar. 1999).
Doong et al., “An Assessment of Physical and Electrical Design Rule Based Statistical Process Monitoring and Modeling (PEDR-SPMM),”Proc. Int'l Conference on Microelectronic Test Structures, vol. 15, pp. 55-59 (Apr. 2002).
Estrada, “How diagnostics accelerate nanometer yield ramp,” downloaded from http://www.eedesign.com/article/showArticle.jhtml?articleId=49400286, 13 pp. (document marked Oct. 10, 2004).
Goh et al., “Integrated Yield Enhancement Strategy for Advances 130nm BEOL Copper Process,”IEEE Int'Symp. on Semiconductor Manufacturing, pp. 243-246 (2003).
Horgan, “Design for Manufacturability (DFM),” downloaded from http://www10.edacafe.com
bc/articles/view—weekly.php?section=Magazine&articleid=209202, 9 pp. (document marked Sep. 6, 2004).
Horgan, “Design for Manufacturability (DFM) Part 2,” downloaded from http://www10.edacafe.com
bc/articles/view—weekly.php?section=Magazine&articleid=209201, 9 pp. (document marked Sep. 13, 2004).
Keim et al., “A Rapid Yield Learning Flow Based on Production Integrated Layout-Aware Diagnosis,”Proc. ITC, pp. 1-10 (2006).
Kibarian et al., “Design for Manufacturability in Nanometer Era: System Implementation and Silicon Results,”IEEE Int'Solid-State Circuits Conference, pp. 268-269 (2005).
LaTourette, “A Yield Learning Model for Integrated Circuit Manufacturing,”Semiconductor International, pp. 163-170 (Jul. 1995).
Maly et al., “Deformations of IC Structure in Test and Yield Learning,”Proc. ITC, pp. 856-865 (2003).
Mekkoth et al., “Yield Learning with Layout-aware Advanced Scan Diagnosis,”Int'l Symp. for Testing and Failure Analysis, pp. 412-418 (Nov. 2006).
Mrugalski et al., “Fault Diagnosis in Designs with Convolutional Compactors,”Proc. ITC, pp. 498-507 (2004).
Razdan et al., “A Statistical Design Rule Developer,”IEEE Trans. on Computer-Aided Design, vol. CAD-5, No. 4, pp. 508-520 (Oct. 1986).
Riviere-Cazaux et al., “Integration of Design for Manufacturability (DFM) Practices in Design Flows,”Proc. 6thInt'l Symp. on Quality Electronic Design, pp. 102-106 (2005).
Tang et al., “Analyzing Volume Diagnosis Results with Statistical Learning for Yield Improvement,”European Test Symp., 6 pp. (2007).
Tochtrop, “Influence of Defect Capture Rate on Defect-Yield-Correlations and Generally Defect Control Strategies,”Advanced Manufacturing Conference, pp. 17-28 (2003).
Draper et al.,Applied Regression Analysis, Third Edition, pp. 15-27 (1998).
International Search Report dated Feb. 23, 2007, from International Patent Application No. PCT/US05/32040 (International Publication No. WO 2006/029284).
International Preliminary Report on Patentability and Written Opinion dated Apr. 11, 2007, from International Patent Application No. PCT/US05/32040 (International Publication No. WO 2006/029284).
Chen Gang
Keim Martin
Rajski Janusz
Sharma Manish
Tamarapalli Nagesh
Dinh Paul
Mentor Graphics Corporation
Sandoval Patrick
LandOfFree
Fault dictionaries for integrated circuit yield and quality... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fault dictionaries for integrated circuit yield and quality..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault dictionaries for integrated circuit yield and quality... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2676506