Fast voltage equilibration of complementary data lines following

Details Fast voltage equilibration of complementary data lines following Fast voltage equilibration of complementary data lines following

1994-08-26

1995-09-26

Fears, Terrell W.

Static information storage and retrieval

Systems using particular element

Semiconductive

365203, 36518911, G11C 1300

Patent

active

054539510

ABSTRACT:
A method and a circuit for fast equilibration of complementary data lines in memory circuit following a write cycle. The circuit of the present invention separately controls the on/off timing of pull-up and pull-down transistors coupled to the data lines to obtain faster equilibration. In one embodiment incorporating an equilibration transistor between the data lines, the pull-up transistor coupled to the high data line is momentarily turned off after a write cycle, to allow the voltage on the high data line to drop all the way down to the voltage on the recovering low data line to reduce equilibration delay.

REFERENCES:
patent: 4689771 (1987-08-01), Wang et al.
patent: 5121356 (1992-06-01), Park et al.
patent: 5250854 (1993-10-01), Lien

Affiliated with

Also associated with

Rating

Fast voltage equilibration of complementary data lines following does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast voltage equilibration of complementary data lines following, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast voltage equilibration of complementary data lines following will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1556057