Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1993-11-04
1996-01-23
Lee, Thomas C.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 94, 364DIG1, 3642709, 364DIG2, 364950, 3649501, H03K 513, H03K 5135, H03K 19003
Patent
active
054871638
ABSTRACT:
A method and apparatus provides fast synchronization of asynchronous signals to use by a synchronously operated device by quantizing the delay of an input clocked bistable device which receives and stores the asynchronous signal in response to a first synchronous clock pulse so that such input clocked bistable device has a metastable time period which is less than a predetermined maximum delay period. The output signal of the input clocked bistable device is connected directly to as an input to an asynchronously operated logic circuit part selected to provide a resulting output signal corresponding to the result of performing a logical operation on the output signal within a predetermined minimum time period. The resulting output signal is directly applied to the input of another synchronously operated bistable device which stores the resulting output signal in response to the next occurring synchronous clock pulse corresponding to a time period which is greater than the time of the metastable time period, minimum delay of the logic part and preset of time of such bistable device.
REFERENCES:
patent: 4929850 (1990-05-01), Breuninger
patent: 4999528 (1991-03-01), Keech
patent: 5036221 (1991-07-01), Brucculeri et al.
patent: 5047658 (1991-09-01), Shrock et al.
Horstmann et al., IEEE Journal of Solid-State Circuits, "Metastability Behavior of CMOS ASIC Flip-Flops", Feb. 1989 v.24 No. 1, pp. 146-157.
Comer, "Digital Logic & State Machine Design", N.Y. 1984 pp. 219-331 and 353-354.
Fleischhammer et al. "The Anomalous Behavior of Flip-Flops in Synchronize Circuits", IEEE 1979, pp. 273-276.
Beaston et al. "Designer Confront Metastability in Boards and Buses" Computer Design, 1986 pp. 67-71.
Browns "Control Metastability in High-Speed CMOS Circuits", Electronic Design, 1991 pp. 74-80.
Patterson D. A., "Computer Architecture--A Quantitative Approach", Calif. 1990 pp. 253-255.
Bull HN Information Systems Inc.
Dinh D.
Driscoll Faith F.
Lee Thomas C.
Solakian John S.
LandOfFree
Fast synchronization of asynchronous signals with a synchronous does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast synchronization of asynchronous signals with a synchronous , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast synchronization of asynchronous signals with a synchronous will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1510971