Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2007-07-17
2007-07-17
Payne, David C. (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C713S503000, C714S700000
Reexamination Certificate
active
10320766
ABSTRACT:
Signal processing apparatus, including a circuit which processes signals received on multiple channels so as to extract therefrom at least first and second sequences of symbols, and a FIFO, which receives and stores at least one bit of each of the symbols in a first interval of the first sequence and a second interval of at least the second sequence, the second interval at least partially overlapping the first interval.The apparatus includes a predictor, which determines, for each of the symbols in the first interval of the first sequence an expected value of the at least one bit in a corresponding one of the second symbols in the second interval, and logic, which compares the expected value with the at least one bit of each of the second symbols in the FIFO, so as to determine a relative skew between the first and at least the second channel.
REFERENCES:
patent: 4376309 (1983-03-01), Fenderson et al.
patent: 4731676 (1988-03-01), Berlekamp
patent: 5095484 (1992-03-01), Karabed et al.
patent: 5134633 (1992-07-01), Werner
patent: 5587709 (1996-12-01), Jeong
patent: 5793770 (1998-08-01), St. John et al.
patent: 5889842 (1999-03-01), Azami
patent: 5950115 (1999-09-01), Momtaz et al.
patent: 6016330 (2000-01-01), Ashley et al.
patent: 6192072 (2001-02-01), Azadet et al.
patent: 6201796 (2001-03-01), Agazzi et al.
patent: 6266366 (2001-07-01), Greiss et al.
patent: 6272193 (2001-08-01), Eglit
patent: 6307906 (2001-10-01), Welch et al.
patent: WO 97/01888 (1997-01-01), None
patent: WO 00/28691 (2000-05-01), None
patent: WO 01/52469 (2001-07-01), None
Mario Blaum et al; Delay-Insensitive Pipelined Communication on Parallel Buses; May 1995; IEEE Transactions on Computers; vol. 44; pp. 660-668.
Mueller and Muller, “Timing Recovery in Digital Synchronous Data Receivers”, IEEE Transactions on Communications, pp. 516-531, vol. 24, May 1976.
“8 to 10-bit/10 to 8-bit Data Conversion with Frame Disparity Generating/Checking”, IBM Technical Disclosure Bulletin, IBM Corp. New York, vol. 34, No. 4A, Sep. 1991.
Tuukkanen, V et al, “ Combined Interpolation and Maximum Likelihood Symbol Timing Recovery in Digital Receivers”, 1997 IEEE 6th, International Conference on Universal Personal Communications Record, San Diego, Oct. 12-16, 1997, New York, USA. vol. 2, Conf. 6, pp. 698-702.
Bouttier A, “A Truly Recursive Blind Equalization Algorithm”, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing. ICASSP '98, Seattle, vol. 6, Conf. 23, pp. 3381-3384.
Bublil Baruch
Greiss Israel
Weiss Rami
Abelman ,Frayne & Schwab
DSouza Adolf
Mysticom Ltd.
Payne David C.
LandOfFree
Fast skew detector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast skew detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast skew detector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3729157