Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate
2006-08-15
2006-08-15
Le, Don (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
C326S094000, C326S082000
Reexamination Certificate
active
07091742
ABSTRACT:
A static storage element distorts metastable feedback signals in an unbalanced feedback loop with the resulting metastable signals eroding and being suppressed as they circulate in the loop. The element exhibits a predetermined output state subsequent to suppression of the eroded signals.
REFERENCES:
patent: 4544851 (1985-10-01), Conrad et al.
patent: 4745302 (1988-05-01), Hanawa et al.
patent: 4851710 (1989-07-01), Grivna
patent: 5122694 (1992-06-01), Bradford et al.
patent: 5264738 (1993-11-01), Veendrick et al.
patent: 5376848 (1994-12-01), Hanke et al.
patent: 5418407 (1995-05-01), Frenkil
patent: 5719878 (1998-02-01), Yu et al.
patent: 5982211 (1999-11-01), Ko
patent: 6198324 (2001-03-01), Schober
Correspondence, Anomalous Behavior of Synchronizer and Arbiter Circuits; Thomas J. Chaney and Charles E. Molnar, IEEE Transactions on Computers, Apr. 1973, 2 pages.
Anomalous Response Times of Input Synchronizers, Miroslav Pechoucek, IEEE Transactions on Computers, vol. 25, No. 2, Feb. 1976; 7 pages.
The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate; Harry J.M. Veendrick, IEEE Journal of Solid-State Circuits, vol. SC-15, No. 2, Apr. 1980, pp. 169-176.
Prediction of Error Probabilities for Integrated Digital Synchronizers, Jakob H. Hohl, Wendel R. Larsen and Larry C. Schooley, IEEE Journal of Solid-State Circuits, vol. SC-19, No. 2, Apr. 1984, pp. 236-244.
Metastable Behavior in Digital Systems, Linday Kleeman and Antonio Cantoni, University of Newcastle, New South Wales, IEEE Design & Test of Computers, Dec. 1987, pp. 4-19.
How to Avoid Synchronization Problems,Peter A. Stoll, VLSI DESIGN, Nov./Dec. 1982, pp. 56,47 and 59.
Designer's Guide to: Minimizing the Effect of Metastablity in BiCMOS Circuit Design; K. Nootbaar, R. W. Spehn and E. Tyler, AMCC® Applied Micro Circuits Corporation, 1990, 8 pages, no month.
Design a digital synchronizer with a low metastable-failure rate, Steven R. Masteller, EDN, Apr. 25, 1991, pp. 169-172, 174.
Comments on ‘Random Serial Bit Code Generator’,This article was first published in Electronic Product Design, vol. 15, Issue 6; Jun. 1994, 3 pages.
Metastable Recovery, ZAPP 094 Nov. 24, 1997 (Version 2.1), pp. 13-47 through 13-49.
Metastability in Altera Devices,Altera Corporation, May 1999, ver. 4, Application Note 42, pp. 1-11.
Metastabilty and the ECLinPS™ Family,Rennie Wm. Dover and Todd Pearson, Semiconductor Components Industries, LLC, 2000, Oct. 2000-Rev. 1, pp. 1-8.
METASTABILITY A Study of the Anomalous Behavior of Synchronizer Circuits, Danesh M. Tavana, 8 pages—published before filing date of Dec. 19, 2002.
Metastability,ADD Automation, pp. 1-7—published before filing date of Dec. 19, 2002.
Principles of CMOS VLSI Design A systems Perspective, Neil Weste and Kamran Eshraghian, 6 pages—published before filing date of Dec. 19, 2002.
Le Don
Tellabs Operations Inc.
Welsh & Katz Ltd.
LandOfFree
Fast ring-out digital storage circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast ring-out digital storage circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast ring-out digital storage circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3639063