Static information storage and retrieval – Systems using particular element – Flip-flop
Patent
1987-07-07
1989-08-15
Moffitt, James W.
Static information storage and retrieval
Systems using particular element
Flip-flop
365154, 365177, G11C 1100, G11C 1134, G11C 1300
Patent
active
048581810
ABSTRACT:
A semiconductor memory includes a memory cell (42) which utilizes a cross-coupled bipolar SCR latch. The latch includes two sense nodes (78) and (80). Sense node (78) has associated therewith an NPN transistor (82) and a PNP load transistor (84). Similarly, sense node (80) has associated therewith an NPN transistor (90) and a PNP load transistor (92) configured as an SCR. Each of these sense nodes is cross-coupled to the base of the NPN transistor connected to the opposite sense node. A forward biased PN junction is connected between an external Write circuit and the collector of each of the NPN transistors to provide an independent current path when changing from a low logic state to a high logic state. This decreases the recovery time when going from a saturated to a cut-off state for the NPN transistor. The PN junction can utilize either a forward bias collector of base junction of a PNP transistor or a series connected Schottky diode which has the cathode thereof connected to the sense node and the anode thereof connected to an external Write circuit. The memory cell is written to by providing a high voltage on one side of the PN junction and lowering the voltage on the emitters of the PNP load transistors such that current will flow through the PN junction.
REFERENCES:
patent: 4387445 (1983-06-01), Denis et al.
patent: 4480319 (1987-10-01), Hotta et al.
patent: 4618944 (1986-10-01), Okajima
patent: 4745580 (1988-05-01), Laymoun et al.
patent: 4754430 (1988-06-01), Hobbs
patent: 4769785 (1988-09-01), Guo
IBM Technical Disclosure Bulletin, vol. 26, No. 6, Nov. 1983, "Memory Cell with Minimized Negative Resistance Effects" M. J. Hargrove and C. J. Masenas.
Scharrer Carl J.
Vogt Debbie S.
FitzGerald Thomas R.
Garcia Alfonso
Heiting Leo N.
Moffitt James W.
Sharp Melvin
LandOfFree
Fast recovery PNP loaded bipolar static RAM memory cell with an does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast recovery PNP loaded bipolar static RAM memory cell with an , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast recovery PNP loaded bipolar static RAM memory cell with an will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-128175