Fast-path implementation for a double tagging loopback engine

Details Fast-path implementation for a double tagging loopback engine Fast-path implementation for a double tagging loopback engine

2007-11-20

2007-11-20

Ngo, Ricky Q. (Department: 2616)

Multiplex communications

Diagnostic testing

Loopback

C370S404000

Reexamination Certificate

active

10358315

ABSTRACT:
A network component for processing a packet can include a buffer configured to receive a packet, a forwarding unit configured to forward the packet received at the first buffer to a loopback port, and a transmitting unit configured to transmit the packet out of the loopback port. In addition, the network component can include a loopback unit configured to loop back the packet into the loopback port, a first identification unit configured to identify an egress port, and a second transmitting unit configured to transmit the packet looped back from the loopback port out of the egress port.

REFERENCES:
patent: 5828653 (1998-10-01), Goss
patent: 5831980 (1998-11-01), Varma et al.
patent: 5842038 (1998-11-01), Williams et al.
patent: 6061351 (2000-05-01), Erimli et al.
patent: 6175902 (2001-01-01), Runaldue et al.
patent: 6545979 (2003-04-01), Poulin
patent: 6724728 (2004-04-01), Manchester et al.
patent: 6788681 (2004-09-01), Hurren et al.
patent: 6965572 (2005-11-01), Boodaghians
patent: 7061870 (2006-06-01), Orsatti

Affiliated with

Also associated with

Rating

Fast-path implementation for a double tagging loopback engine does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast-path implementation for a double tagging loopback engine, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast-path implementation for a double tagging loopback engine will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3853576