Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-12-05
2009-08-04
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C703S013000, C703S014000
Reexamination Certificate
active
07571404
ABSTRACT:
A semiconductor power network decoupling capacitance (decap) budgeting problem is formulated to minimize the total decap to be added to the network subject to voltage constraints on the network nodes of a semiconductor circuit design. Voltage constraints on the decap to be added are taken into consideration such that the decap can be distributed throughout a hot spot region of the semiconductor circuit design and not be limited to placement at a single location in the circuit. Dynamic network voltages are at all times maintained greater than a user-specified threshold voltage level.
REFERENCES:
patent: 6523159 (2003-02-01), Bernstein et al.
patent: 6532439 (2003-03-01), Anderson et al.
patent: 7302664 (2007-11-01), Haridass et al.
Haihua Su et al., An Algorithm for Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layouts, ISPD, Apr. 7-10, 2002, pp. 68-73, San Diego, CA, ACM.
Jingjing Fu et al., A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery, ASP-DAC, pp. 1-6.
Kai Wang et al., On-chip Power Supply Network Optimization using Multigrid-based Technique, DAC, pp. 113-118, Jun. 2-6, 2003, Anaheim, California, ACM.
Hang Li et al., Partitioning-Based Approach to Fast On-Chip Decap Budgeting and Minimization, DAC, pp. 170-175, Jun. 13-17, 2005, Anaheim, California, ACM.
Zhenyu Qi et al., On-Chip Decoupling Capacitor Budgeting by Sequence of Linear Programming, 6th International Conference on ASIC, 2005.
Shiyou Zhao et al., Decoupling Capacitance Allocation for Power Supply Noise Suppression, ISPD, Apr. 1-4, 2001, Sonoma, California, ACM.
Haihua Su et al., An Algorithm for Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layouts, ISPD, Apr. 7-10, 2002, pp. 68-73, San Diego, CA, ACM.
Jingjing Fu et al., A Fast Decoupling Capacitor Budgeting Algorithm for Robust On-Chip Power Delivery, ASP-DAC, pp. 1-6. 2004, IEEE.
Kai Wang et al., On-chip Power Supply Network Optimization using Multigrid-based Technique, DAC, pp. 113-118, Jun. 2-6, 2003, Anaheim, California, ACM.
Hang Li et al., Partitioning-Based Approach to Fast On-Chip Decap Budgeting and Minimization, DAC, pp. 170-175, Jun. 13-17, 2005, Anaheim, California, ACM.
Zhenyu Qi et al., On-Chip Decoupling Capacitor Budgeting by Sequence of Linear Programming, 6th International Conference on ASIC, 2005.
Shiyou Zhao et al., Decoupling Capacitance Allocation for Power Supply Noise Suppression, ISPD, Apr. 1-4, 2001, Sonoma, California, ACM.
Panda Rajendran V.
Sundareswaran Savithri
Zhao Min
Dillon & Yudell LLP
Do Thuan
Doan Nghia M
Freescale Semiconductor Inc.
LandOfFree
Fast on-chip decoupling capacitance budgeting method and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast on-chip decoupling capacitance budgeting method and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast on-chip decoupling capacitance budgeting method and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4098650