Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2008-06-03
2008-06-03
Baker, Stephen M. (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07383485
ABSTRACT:
Fast min*− (min-star-minus) or max*− (max-star-minus) circuit in LDPC (Low Density Parity Check) decoder. A novel and efficient approach by which certain of the calculations required to perform check node processing within various types of decoders is presented. The functionality and architectures presented herein are applicable to LDPC decoders and may also be employed within other types of decoders that are operable to decode other types of coded signals as well. The parallel and sometimes simultaneous calculation and determination of certain parts of the overall resultant of the max*− and/or min*− processing allows for very fast operation when compared to prior art approaches.
REFERENCES:
patent: 3542756 (1970-11-01), Gallager
patent: 3665396 (1972-05-01), Forney, Jr.
patent: 4295218 (1981-10-01), Tanner
patent: 5406570 (1995-04-01), Berrou et al.
patent: 5446747 (1995-08-01), Berrou
patent: 5563897 (1996-10-01), Pyndiah et al.
patent: 6065147 (2000-05-01), Pyndiah et al.
patent: 6119264 (2000-09-01), Berrou et al.
patent: 6122763 (2000-09-01), Pyndiah et al.
patent: 6430233 (2002-08-01), Dillon et al.
patent: 6473010 (2002-10-01), Vityaev et al.
patent: 6567465 (2003-05-01), Goldstein et al.
patent: 6633856 (2003-10-01), Richardson et al.
patent: 6725409 (2004-04-01), Wolf
patent: 6757701 (2004-06-01), Sivan et al.
patent: 6760390 (2004-07-01), Desai et al.
patent: 6772389 (2004-08-01), Kim et al.
patent: 6775801 (2004-08-01), Wolf et al.
patent: 6798366 (2004-09-01), Widdup
patent: 6895711 (2005-05-01), Nakamichi
patent: 2003/0002603 (2003-01-01), Worm et al.
patent: 2003/0104788 (2003-06-01), Kim
patent: 2004/0005019 (2004-01-01), Smith et al.
patent: 0 735 696 (1996-10-01), None
patent: 0 735 696 (1999-01-01), None
patent: 91 05278 (1992-10-01), None
R. Gallager, Low-Density Parity-Check Codes, Cambridge, MA: MIT Press, 1963.
M. Luby, M. Mitzenmacher, M. A. Shokrollahi, D. A. Spielman, and V. Stemann, “Practical Loss-Resilient Codes”, Proc. 29 th Symp. on Theory of Computing, 1997, pp. 150-159.
T. J. Richardson and R. L. Urbanke, “The capacity of low-density parity-check code under message-passing decoding,” IEEE Trans. Inform. Theory, vol. 47, pp. 599-618, Feb. 2001.
Draft ETSI EN 302 307 V1.1.1 (Jun. 2004), Digital Video Broadcasting (DVB); Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications.
ETSI EN 302 307 V1.1.1 (Mar. 2005), Digital Video Broadcasting (DVB); Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications.
R. G. Gallager, “Low density parity check codes,” IRE Trans. Info. Theory, vol. IT-8, pp. 21-28, Jan. 1962.
J. Hagenauer, E. Offer, and L. Papke, “Iterative decoding of binary block and convolutional codes,” IEEE Transactions on Information Theory, pp. 429-445, Mar. 1996.
Mittelholzer, et al., “Reduced complexity decoding of low density parity check codes for generalized partial response channels,” IEEE Tran. on Magnetics, vol. 37, No. 2, pp. 721-778, Mar. 2001.
P. Robertson, E. Villebrum, and P. Hoeher, “A comparison of optimal and suboptimal MAP decoding algorithms operating in the log domain,” in Proc. Int. Conf. Communications, Seattle, WA, Jun. 1995, pp. 1009-1013.
Andrew J. Viterbi, “An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes,” IEEE Journal on Selected Areas in Communications, vol. 16, No. 2, pp. 260 - 264, Feb. 1998.
Xiao et al. “Efficient implementation of the sum-product algorithm for decoding LDPC,” 2001 IEEE, pp. 1036-1036E.
Seog et al., “State-parallel MAP module design for turbo decoding of 3GPP,” Apr. 2002, Journal of the Korean Physical Society, vol. 40, No. 4, pp. 677-685.
Cameron Kelly Brian
Shen Ba-Zhong
Tran Hau Thien
Baker Stephen M.
Broadcom Corporation
Garlick & Harrison & Markison
Short Shayne X.
LandOfFree
Fast min*- or max*-circuit in LDPC (low density parity... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast min*- or max*-circuit in LDPC (low density parity..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast min*- or max*-circuit in LDPC (low density parity... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2800730