Pulse or digital communications – Synchronizers
Reexamination Certificate
2007-06-12
2007-06-12
Corrielus, Jean B. (Department: 2611)
Pulse or digital communications
Synchronizers
C327S145000, C327S291000
Reexamination Certificate
active
10295276
ABSTRACT:
A method of synchronizing a transmitter and a receiver, comprising: receiving a transmitted serial data stream. Creating an N-bit data sample from the serial data stream. Decoding the N-bit data sample by a ring decoding technique. The ring decoding technique comprises: creating a first code ring using the N-bit data sample, the first code ring having N ring-bit phase positions corresponding to N axis positions, with the N data bits of the N-bit data sample corresponding to one of the N ring-bit phase positions. Creating a pth Code Ring from a previous code ring using a preselected ring coding technique, the pth code ring having N ring-bit phase positions corresponding to N axis positions, with N data bits of the pth code ring corresponding to the N ring-bit phase positions of the pth code ring. Analyzing selected ones of the N data bits of the pth code ring for the presence of a sentinel condition. Identifying a one of the N ring-bit phase positions of the pth code ring as being associated with the sentinel condition. Selecting a clock signal based on the one of the N ring-bit phase positions.
REFERENCES:
patent: 4339823 (1982-07-01), Predina et al.
patent: 4456994 (1984-06-01), Segarra
patent: 4672639 (1987-06-01), Tanabe et al.
patent: 4821297 (1989-04-01), Bergmann et al.
patent: 4868514 (1989-09-01), Azevedo et al.
patent: 4879720 (1989-11-01), Shumate et al.
patent: 4918406 (1990-04-01), Baumbach et al.
patent: 4941151 (1990-07-01), Abbiate et al.
patent: 4972444 (1990-11-01), Melrose et al.
patent: 5043596 (1991-08-01), Masuda et al.
patent: 5351271 (1994-09-01), Coquerel
patent: 5392316 (1995-02-01), Sawaguchi et al.
patent: 5491729 (1996-02-01), Co et al.
patent: 5561691 (1996-10-01), Weinraub
patent: 5621774 (1997-04-01), Ishibashi et al.
patent: 5673292 (1997-09-01), Carlin
patent: 5872959 (1999-02-01), Nguyen et al.
patent: 6154506 (2000-11-01), Ishikawa et al.
patent: 6167077 (2000-12-01), Ducaroir et al.
patent: 6192069 (2001-02-01), Kubinec
patent: 6266799 (2001-07-01), Lee et al.
patent: 6611219 (2003-08-01), Lee et al.
patent: 6987825 (2006-01-01), Yoshimura et al.
patent: 2002/0018444 (2002-02-01), Cremin et al.
patent: 2002/0154620 (2002-10-01), Azenkot et al.
patent: 2003/0043926 (2003-03-01), Terashima et al.
patent: 2003/0161430 (2003-08-01), Sou
patent: 2003/0219043 (2003-11-01), Doi et al.
patent: 0 973 289 (2000-01-01), None
Yamaoka, et al., “A CMOS Data And Clock Recovery Macrocell For Burst-Mode/Coninuous-Mode Transmissions”, Custom Integrated Circuits Conference 1997, Proceedings of the IEEE 1997, Santa Clara, CA, USA May 5-8, 1997, New York (p. 45-48).
European Search Report dated May 24, 2004 for European Application No. 04090018.5-2415 filed on Jan. 19, 2004, mailed Jun. 18, 2004 (9 pages).
Chen, et al., “A 1.25 Gb/s, 460m W CMOS Transceiver for Serial Data Communication,” IEEE International Solid-State Circuits Conference, ISSCC97, Session 15, Serial Data Communications, Paper FP 15.3, pp. 242-243, and 465, 1997.
Fiedler, et al., “A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis,” IEEE International Solid-State Circuits Conference, ISSCC97, Session 15, Serial Data Communications, Paper FP 15.1, pp. 238-239, and 464, 1997.
Choudhury Ashish K.
Coe Timothy V.
Christie Parker & Hale LLP
Vitesse Semiconductor Corporation
LandOfFree
Fast locking clock and data recovery unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast locking clock and data recovery unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast locking clock and data recovery unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3813336