Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-12-16
2000-12-05
Yoo, Do Hyun
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711144, 711205, 711207, 712200, 712218, 712239, G06F 1200
Patent
active
061579866
ABSTRACT:
A linearly addressed cache capable of fast linear tag validation after a context switch or a translation lookaside buffer (TLB) flush. The cache is configured to validate multiple linear address tags to improve performance in systems which experience frequent context switches or TLB flushes. The cache comprises: a data array configured to store a plurality of cache lines, a linear tag array, a physical tag array, and a TLB. Each array is configured to receive a portion of a requested address. Each linear tag stored in the linear tag array corresponds to one cache line stored within the data array. Each physical tag stored in the physical tag array also corresponds to one cache line stored within the data array. The TLB is configured to store linear to physical address translations, while the linear tag array is configured to store status information for each linear tag. The status information comprises a linear tag valid bit and an enable compare bit. The linear tag array is configured as a content addressable memory and is configured to perform a parallel comparison of a first portion of the requested address with each of the plurality of stored linear tags. If one of the tags match, the linear tag array sets the corresponding valid bits if the corresponding enable compare bits are set. The linear tag array may also be configured to clear the enable compare bits in parallel.
REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4680700 (1987-07-01), Hester et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5239635 (1993-08-01), Stewart et al.
patent: 5349651 (1994-09-01), Hetherington et al.
patent: 5428757 (1995-06-01), Sutton
patent: 5481689 (1996-01-01), Stamm et al.
patent: 5623619 (1997-04-01), Witt
patent: 5630088 (1997-05-01), Gupta et al.
patent: 5651125 (1997-07-01), Witt et al.
patent: 5664139 (1997-09-01), Spurlock
patent: 5712998 (1998-01-01), Rosen
patent: 5721858 (1998-02-01), White et al.
patent: 5764938 (1998-06-01), White et al.
patent: 5900022 (1999-05-01), Kranich
Intel, "Chapter 2: Microprocessor Architecture Overview," 1994, pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium, " Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMD K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
"Intel Architecture Software Developer's Manual, vol. 1: Basic Architecture", Intel Corporation, Prospect IL, 1996, 1997, Chapter 8: Programming With The Intel MMX.TM. Technology, pp 8-1 through 8-15.
Holstad, S., "Tutorial Tuesday: Decoding MMX" Jan. 14, 1997, Earthlink Network, Inc. copyright 1997, 5 pages (see http://www.earthlink.net/daily/Tuesday/MMX).
"Intel MMX.TM. Technology--Frequently Asked Questions" 6 pages (see http://www.intel.com/drg/mmx/support/faq/htm).
Hennessy and Patterson, "Computer Architecture: A Quantitative Approach" Morgan Kaufman Publishers, 1990, pp. 437-445.
Advanced Micro Devices , Inc.
Merkel Lawrence J.
Moazzami Nasser
Yoo Do Hyun
LandOfFree
Fast linear tag validation unit for use in microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast linear tag validation unit for use in microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast linear tag validation unit for use in microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-970722