Fast fault detection circuitry for a microprocessor

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

710 64, 370422, 370382, 714 21, 714 10, G06F 1120, G06F 1340

Patent

active

061286877

ABSTRACT:
Logic circuitry (70, 80, 90) for performing fault detection in a microprocessor (5) is disclosed. The fault detection logic circuitry (70, 80, 90) may be implemented into a scheduler (50) in a floating-point unit (31). Mask register (M) bit positions (M.sub.0 through M.sub.7) store state information relative to registers (52) or other resources in the microprocessor (5) that is to be interrogated upon scheduling of an instruction. The instruction includes an encoded address communicated on register address lines (SA) that is received by the fault detection logic circuitry (70, 80, 90). Pass gates (72) are controlled by the encoded address on the register address lines (SA) to generate a fault indicator (FLT). Partitioning of the decoding of the encoded address may be utilized for optimization of the fault detection operation.

REFERENCES:
patent: 5058104 (1991-10-01), Yonehara et al.
patent: 5168499 (1992-12-01), Peterson et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fast fault detection circuitry for a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast fault detection circuitry for a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast fault detection circuitry for a microprocessor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-205398

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.