Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2003-09-03
2004-11-30
Auduong, Gene N. (Department: 2818)
Static information storage and retrieval
Interconnection arrangements
C365S185220, C365S230080
Reexamination Certificate
active
06826068
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a data reading technique of a semiconductor storage apparatus, particularly to a fast data reading technique.
2. Description of the Related Art
When a semiconductor storage apparatus (e.g., NOR type flash memory) is accessed at random, a series of reading operation including: selecting a cell for each address input; sensing cell data; and outputting the data is repeated. Therefore, a certain given time is required, and the data cannot be outputted faster.
On the other hand, a serial access operation includes: selecting cells corresponding to a plurality of addresses present on the same word line at the same time; sensing the data; latching the sensed data; and sequential outputting the latched data in synchronization with a clock from the outside. Therefore, a fast data reading is apparently realized.
Furthermore, when the latched data is sequential outputted, a next group of cells are sensed in a chip. Since a so-called “pipeline reading” is performed, an internal reading delay can be eliminated in and after a first access, and the fast data reading is enabled.
The “pipeline reading” has heretofore been realized by dividing a memory cell array into two, and disposing a decoder and sense amplifier in the two arrays, respectively. Therefore, a chip area has largely increased.
BRIEF SUMMARY OF THE INVENTION
A semiconductor device according to an aspect of the invention comprises: first, second, third, fourth bit lines and a redundant bit line; a first sense amplifier coupled to the first and second bit lines; a second sense amplifier coupled to the third and fourth bit lines; a redundant sense amplifier coupled to the redundant bit line; a first column gate transistor having a current path coupled to the first bit line; a second column gate transistor having a current path coupled to the second bit line; a third column gate transistor having a current path coupled to the third bit line, a fourth column gate transistor having a current path coupled to the fourth bit line; a redundant column gate transistor having a current path coupled to the redundant bit line; a first column select line coupled to a gate of the first column gate transistor; a second column select line coupled to a gate of the second column gate transistor and passing through the first bit line; a third column select line coupled to a gate of the third column gate transistor and passing through the first and second bit lines, a fourth column select line coupled to a gate of the fourth column gate transistor and passing through the first; second and third bit lines; and a redundant column select line coupled to a gate of the redundant column gate transistor and passing through the first, second, third and fourth bit lines.
REFERENCES:
patent: 5289413 (1994-02-01), Tsuchida et al.
patent: 5347490 (1994-09-01), Terada et al.
patent: 5471427 (1995-11-01), Murakami et al.
patent: 5761127 (1998-06-01), Akaogi et al.
patent: 5761139 (1998-06-01), Shibata et al.
patent: 5870337 (1999-02-01), Akaogi et al.
patent: 5986918 (1999-11-01), Lee
patent: 6038185 (2000-03-01), Ng et al.
patent: 6240044 (2001-05-01), Akaogi
patent: 6373748 (2002-04-01), Ikehashi et al.
patent: 6552936 (2003-04-01), Shiga et al.
patent: 6693818 (2004-02-01), Shiga et al.
patent: 2000-48586 (2000-02-01), None
Atsumi Shigeru
Shiga Hitoshi
Takano Yoshinori
Tanzawa Toru
Auduong Gene N.
Frommer & Lawrence & Haug LLP
LandOfFree
Fast data readout semiconductor storage apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast data readout semiconductor storage apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast data readout semiconductor storage apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3315909