Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2007-10-30
2007-10-30
Lane, Jack (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S216000, C711S219000
Reexamination Certificate
active
10980858
ABSTRACT:
A hardware hashing circuit is configured to perform a hashing function on a received character string, thereby creating a hashed output value and a collision resolution value. A content addressable memory (CAM) receives the hashed output value, and in response, provides an index value and activates a hit signal if the hashed output value matches an entry of the CAM. A random access memory (RAM) receives the index value from the CAM. The RAM stores a collision resolution value and information associated with the character string in an entry associated with the index value. The RAM provides this information and collision resolution value in response to the index value. Logic circuitry indicates a collision if the hit signal is activated and the collision resolution value provided by the hardware hashing circuit does not match the collision resolution value provided by the RAM.
REFERENCES:
patent: 4056845 (1977-11-01), Churchill, Jr.
patent: 5339398 (1994-08-01), Shah et al.
patent: 5920900 (1999-07-01), Poole et al.
patent: 5930359 (1999-07-01), Kempke et al.
patent: 6226710 (2001-05-01), Melchior
patent: 6622168 (2003-09-01), Datta
patent: 6697276 (2004-02-01), Pereira et al.
patent: 6708250 (2004-03-01), Gillingham
patent: 6735670 (2004-05-01), Bronstein et al.
patent: 6748484 (2004-06-01), Henderson et al.
patent: 6754800 (2004-06-01), Wong et al.
patent: 6763426 (2004-07-01), James et al.
patent: 6889225 (2005-05-01), Cheng et al.
patent: 6892237 (2005-05-01), Gai et al.
patent: 6934796 (2005-08-01), Pereira et al.
patent: 7116664 (2006-10-01), Davis et al.
patent: 2002/0094084 (2002-07-01), Wasilewski et al.
patent: 2002/0161969 (2002-10-01), Nataraj et al.
patent: 2002/0178341 (2002-11-01), Frank
patent: 2003/0188089 (2003-10-01), Perloff
patent: 2003/0210689 (2003-11-01), Davis et al.
“IPv4,” http://en.wikipedia.org/wiki/IPv4, pp. 1-4.
“IPv6,” http://en.wikipedia.org/wiki/IPv6, pp. 1-9.
Fielding et al., “Hypertext Transfer Protocol,” published 1999, p. 25.
IBM Tech. Disc. Bulletin, “Improved Caching on Net Commerce Pages,” published May 2001, Issue 445, p. 863.
Honig David A.
Miller Michael J.
Bever Hoffman & Harms
Integrated Device Technology Inc.
Lane Jack
LandOfFree
Fast collision detection for a hashed content addressable... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast collision detection for a hashed content addressable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast collision detection for a hashed content addressable... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3869312