Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Particular communication authentication technique
Reexamination Certificate
2006-03-31
2011-12-13
Arani, Taghi (Department: 2438)
Electrical computers and digital processing systems: support
Multiple computer communication using cryptography
Particular communication authentication technique
C713S177000, C713S178000, C713S179000, C713S180000, C380S028000, C708S207000
Reexamination Certificate
active
08078877
ABSTRACT:
A fast batch verification method and apparatus are provided. In the method of batch-verifying a plurality of exponentiations, (a) a predetermined bit value t is set to an integer equal to or greater than 1; (b) a maximum Hamming weight k is set to an integer equal to or greater than 0 and less than or equal than the predetermined bit value t; (c) n verification exponents siare randomly selected from a set of verification exponents S (n is an integer greater than 1, i is an integer such that 1≦i≦n), where the set of verification exponents S include elements whose bit values are less than or equal to the predetermined bit value t and to which a Hamming weight less than or equal to the maximum Hamming weight k is allocated; (d) a value of verification result is computed by a predetermined verification formula; and (e) the verification of the signatures is determined to be passed when the value of verification result satisfies a pre-determined pass condition. Accordingly, it is possible to significantly reduce the amount of computation and particularly, the computation amount of multiplication, without increasing a probability that a verification error would occur, thereby significantly improving the speed of verifying a plurality of signatures.
REFERENCES:
patent: 5347581 (1994-09-01), Naccache et al.
patent: 5414772 (1995-05-01), Naccache et al.
patent: 5999627 (1999-12-01), Lee et al.
patent: 2002/0041681 (2002-04-01), Hoffstein et al.
patent: 2002/0184504 (2002-12-01), Hughes
patent: 2003/0046547 (2003-03-01), Jakobsson et al.
patent: 2005/0076223 (2005-04-01), Chen et al.
patent: 2005/0193048 (2005-09-01), Vaudenay et al.
patent: 2002318634 (2002-10-01), None
M. Bellare et al., “Fast Batch Verification for Modular Exponentiation and Digital Signatures,” Jun. 1998, Proceedings of Eurocrypt '98, pp. 1-27.
International Search Report; PCT/KR2006/001188; Jun. 27, 2006.
Written Opinion of the International Searching Authority; PCT/KR2006/001188; Jun. 27, 2006.
Arani Taghi
Cantor & Colburn LLP
Mehrmanesh Amir
Seoul National University Industry Foundation
LandOfFree
Fast batch verification method and apparatus there-of does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast batch verification method and apparatus there-of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast batch verification method and apparatus there-of will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4303922