Fast arbitration scheme for a bus

Details Fast arbitration scheme for a bus Fast arbitration scheme for a bus

2005-10-18

2005-10-18

Vo, Tim (Department: 2112)

Electrical computers and digital data processing systems: input/

Access arbitrating

C710S241000, C710S244000

Reexamination Certificate

active

06957290

ABSTRACT:
A distributed arbitration scheme includes arbiters with each agent. The arbiters receive request signals indicating which agents are arbitrating for the bus. Additionally, the agent currently using the bus broadcasts an agent identifier assigned to that agent. The arbiters receive the agent identifier and use the agent identifier as an indication of the winner of the preceding arbitration. Accordingly, the arbiters determine if the corresponding agent wins the arbitration, but may not attempt to calculate which other agent wins the arbitration. In one embodiment, the arbiter maintains a priority state indicative of which of the other agents are higher priority than the corresponding agent and which of the other agents are lower priority. In one implementation, the bus may be a split transaction bus and thus each requesting agent may include an address arbiter and each responding agent may include a data arbiter.

REFERENCES:
patent: 4257095 (1981-03-01), Nadir
patent: 5045997 (1991-09-01), Watanabe
patent: 5151994 (1992-09-01), Wille et al.
patent: 5168568 (1992-12-01), Thayer et al.
patent: 5265223 (1993-11-01), Brockmann et al.
patent: 5301282 (1994-04-01), Amini et al.
patent: 5509125 (1996-04-01), Johnson et al.
patent: 5594876 (1997-01-01), Getzlaff et al.
patent: 5710891 (1998-01-01), Normoyle et al.
patent: 5987549 (1999-11-01), Hagersten et al.
patent: 6021451 (2000-02-01), Bell et al.
patent: 6038624 (2000-03-01), Chan et al.
patent: 6076132 (2000-06-01), Chen
patent: 6092137 (2000-07-01), Huang et al.
patent: 6173349 (2001-01-01), Qureshi et al.
patent: 6199133 (2001-03-01), Schnell
patent: 6321309 (2001-11-01), Bell et al.
patent: 6467002 (2002-10-01), Yang
patent: 6571306 (2003-05-01), Smith
patent: 0497054 (1992-08-01), None
patent: 01308531.1 (2003-05-01), None
patent: 01308533.7 (2003-05-01), None
patent: WO 00/34876 (2000-06-01), None
PowerPC™ 601, RISC Microprocessor User's Manual,6 pgs., © Motorola, Inc. 1993.
Halfhill, “SiByte Reveals 64-Bit Core for NPUs,” Microprocessor Report, Jun. 2000, pp. 45-48.
Pentium® Pro Family Developer's Manual, vol. 1: Specifications,Chapter 4, pp. 1-18, 1996.

Affiliated with

Also associated with

Rating

Fast arbitration scheme for a bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fast arbitration scheme for a bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast arbitration scheme for a bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3455932