Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2006-01-31
2006-01-31
Fan, Chieh M. (Department: 2634)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S354000
Reexamination Certificate
active
06993106
ABSTRACT:
In a phase locked loop in which a phase detector compares an input signal to a reference signal and provides a difference signal to a charge pump or to a transconductance amplifier, a digital to analog converter is provided for connecting the output of the charge pump or transconductance amplifier to a voltage controlled oscillator whereby loop bandwidth can be increased from an operating value to an acquisition value for loop phase acquisition by changing the input to the DAC, thereby changing the amplification of the DAC.
REFERENCES:
patent: 5065408 (1991-11-01), Gillig
patent: 5339050 (1994-08-01), Llewellyn
patent: 5382921 (1995-01-01), Estrada et al.
patent: 5384502 (1995-01-01), Volk
patent: 5389899 (1995-02-01), Yahagi et al.
patent: 5400372 (1995-03-01), Watanabe et al.
patent: 5406631 (1995-04-01), Takeda et al.
patent: 5436597 (1995-07-01), Dunlap et al.
patent: 5479126 (1995-12-01), Pan et al.
patent: 5495512 (1996-02-01), Kovacs et al.
patent: 5548829 (1996-08-01), Suzuki et al.
patent: 5564089 (1996-10-01), Barrett, Jr.
patent: 5570398 (1996-10-01), Smith
patent: 5572163 (1996-11-01), Kimura et al.
patent: 5654675 (1997-08-01), Bruccoleri et al.
patent: 5659588 (1997-08-01), Fiedler
patent: 5696468 (1997-12-01), Nise
patent: 5726607 (1998-03-01), Brede et al.
patent: 5757216 (1998-05-01), Murata
patent: 5783971 (1998-07-01), Dekker
patent: 5831482 (1998-11-01), Salvi et al.
patent: 5831483 (1998-11-01), Fukuda
patent: 5854575 (1998-12-01), Fiedler et al.
patent: 5864249 (1999-01-01), Shoji
patent: 5867333 (1999-02-01), Saiki et al.
patent: 5883533 (1999-03-01), Matsuda et al.
patent: 5920233 (1999-07-01), Denny
patent: 5936441 (1999-08-01), Kurita
patent: 5942949 (1999-08-01), Wilson et al.
patent: 5983077 (1999-11-01), Dent
patent: 6011440 (2000-01-01), Bell et al.
patent: 6049255 (2000-04-01), Hagberg et al.
patent: 6057739 (2000-05-01), Crowley et al.
patent: 6140853 (2000-10-01), Lo
patent: 6211743 (2001-04-01), Rhee et al.
patent: 6229362 (2001-05-01), Choi
patent: 6271711 (2001-08-01), Shenoy
patent: 6389092 (2002-05-01), Momtaz
patent: 6526113 (2003-02-01), Gutierrez et al.
patent: 6549599 (2003-04-01), Momtaz
patent: 0782271 (1997-07-01), None
patent: WO 99/21283 (1999-04-01), None
Prorakis, John et al.;Digital Signal Processing Principles, Algorithms, and Applications; MacMillan Publishing Co.; pp. v. vi, 345,350 10 pp. 1992.
Co-pending U.S. Appl. No. 10/318,586, filed Dec. 13, 2002, entitled GM Cell Based Control Loops.
Co-pending U.S. Appl. No. 10/822,400, entitled GM Cell Based Control Loops, filed Apr. 12, 2004.
Supplemental European Search Report for EP00959205, dated Nov. 9, 2004.
Broadcom Corporation
Christie Parker & Hale LLP
Fan Chieh M.
Perilla Jason M.
LandOfFree
Fast acquisition phase locked loop using a current DAC does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fast acquisition phase locked loop using a current DAC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fast acquisition phase locked loop using a current DAC will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3563445