Familial correction with non-familial double bit error...

Details Familial correction with non-familial double bit error... Familial correction with non-familial double bit error...

2001-10-05

2009-12-15

Torres, Joseph D (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S772000, C714S773000, C714S785000

Reexamination Certificate

active

07634709

ABSTRACT:
Error correction and error detection related to DRAM chip failures, particularly adapted server memory subsystems. It uses ×4 bit DRAM devices organized in a code word of 128 data bit words and 16 check bits. These 16 check bits are generated in such a way as to provide a code capable of 4 bit adjacent error correction within a family (i.e., in a ×4 DRAM) and double bit non-adjacent error detection across the entire 128 bit word, with single bit correction across the word as well. Each device can be thought of as a separate family of bits, errors occurring in more than one family are not correctable, but may be detected if only one bit in each of two families is in error. Syndrome generation and regeneration are used together with a specific large code word. Decoding the syndrome and checking it against the regenerated syndrome yield data sufficient for providing the features described.

REFERENCES:
patent: 4030067 (1977-06-01), Howell et al.
patent: 4413339 (1983-11-01), Riggle et al.
patent: 4464753 (1984-08-01), Chen
patent: 4564944 (1986-01-01), Arnold et al.
patent: 4862463 (1989-08-01), Chen
patent: 5418796 (1995-05-01), Price et al.
patent: 5490155 (1996-02-01), Abdoo et al.
patent: 5509132 (1996-04-01), Matsuda et al.
patent: 5633882 (1997-05-01), Babb et al.
patent: 5745508 (1998-04-01), Prohofsky
patent: 5757823 (1998-05-01), Chen et al.
patent: 5768294 (1998-06-01), Chen et al.
patent: 5781568 (1998-07-01), Hsieh
patent: 6018817 (2000-01-01), Chen et al.
patent: 6574746 (2003-06-01), Wong et al.
Stephen B. Wicker, “Error Control Systems for Digital Communications and Storage”, Prentice-Hall, 1995.
D.C. Bossen, “b-Adjacent Error Correction,” published in the Jul. 1970 issue of the IBM Journal of Research and Development, at p. 402.
Stephen B. Wicker, “Error control Systems for Digital Communications and Storage”, Prentice-Hall, 1995, pp. 116-121.
International Search Report, dated Dec. 12, 2003.

Affiliated with

Also associated with

Rating

Familial correction with non-familial double bit error... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Familial correction with non-familial double bit error..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Familial correction with non-familial double bit error... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4127827