False path detection program

Details False path detection program False path detection program

2008-07-08

2008-07-08

Baderman, Scott T. (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S726000, C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07398424

ABSTRACT:
A false path detection program whereby passing points of signal lines constituting false paths are directly detected, thereby shortening the processing time necessary for the false path detection and the processing time of tools utilizing false path information. A storing section stores, in a storage device, circuit information about a circuit designed by a designer. A signal value generating section generates an impossible signal value with respect to a signal line in the circuit. A signal propagation inspecting section assigns the signal value generated by the signal value generating section to an input of a gate connected to the signal line with respect to which the signal value has been generated, and examines whether signal is propagated through the other input of the gate only when accompanied by the signal value. If signal is propagated through the other input of the gate, a passing point acquiring section acquires a passing point of the other signal line connected to the other input of the gate. A false path specifying section specifies a false path by the passing point acquired by the passing point acquiring section.

REFERENCES:
patent: 5448497 (1995-09-01), Ashar et al.
patent: 5659486 (1997-08-01), Tamiya
patent: 5675728 (1997-10-01), Kunda et al.
patent: 6330698 (2001-12-01), Marinissen et al.
patent: 6510535 (2003-01-01), Hosokawa et al.
patent: 6651198 (2003-11-01), Wang
patent: 6665811 (2003-12-01), de Azevedo et al.
patent: 6714902 (2004-03-01), Chao et al.
patent: 6715105 (2004-03-01), Rearick
patent: 6952812 (2005-10-01), Abadir et al.
patent: 2001/0011363 (2001-08-01), Nishida et al.
patent: 2002/0059213 (2002-05-01), Soga
patent: 2002/0104065 (2002-08-01), Tsukiyama et al.
patent: 2002/0112213 (2002-08-01), Abadir et al.
patent: 2002/0174407 (2002-11-01), Furusawa
patent: 2002/0186682 (2002-12-01), Kawano et al.
patent: 2003/0081702 (2003-05-01), Kubo et al.
patent: 2004/0132224 (2004-07-01), Tsukiyama et al.
patent: 2001-67484 (2001-03-01), None
patent: 2002-279012 (2002-09-01), None
H. C. Chen et al.; “Path Sensitization in Critical Path Problem”; IEEE Trans. on Computer-Aided Design of Integrated Circuits; Feb. 1993; 12(2) pp. 196-207.
S. Devadas et al.; “Computer of Floating Mode Delay in Combinational Circuits: Theory and Algorithms”; IEEE Trans. on Computer-Aided Design of Integrated Circuits; Dec. 1994; 12(12) pp. 1912-1923.
D. Brand et al.; “Timing Analysis Using Functional Analysis”; IEEE Trans. on Computer; Oct. 1988; 37(10) pp. 1309-1314.

Affiliated with

Also associated with

Rating

False path detection program does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with False path detection program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and False path detection program will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2751525