Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2011-05-24
2011-05-24
Baderman, Scott T (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
07949902
ABSTRACT:
A failure analysis system includes a controller A that sends a control command A, a looped interface A, the controller A being selectively connectable to the looped interface A, a node device A that is selectively connectable to the looped interface A, a node device B that is selectively connectable to the looped interface A, and an enclosure service device A that receives the control command A via the node device A. If a failure occurs, the enclosure service device A disconnects the node device B from the looped interface A, and one of: maintains the node device A connected to the looped interface A, and disconnects and subsequently re-connects the node device A to the looped interface A.
REFERENCES:
patent: 2004/0042408 (2004-03-01), Sakai
patent: 09-069030 (1997-03-01), None
patent: 2001-216206 (2001-08-01), None
patent: 2002-007077 (2002-01-01), None
patent: 2003-196036 (2003-07-01), None
patent: 2004-94774 (2004-03-01), None
patent: 2004-094774 (2004-03-01), None
patent: 2004-199551 (2004-07-01), None
Baderman Scott T
McGinn IP Law Group PLLC
NEC Corporation
Patel Jigar
LandOfFree
Failure analysis system, a disk array apparatus, a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Failure analysis system, a disk array apparatus, a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Failure analysis system, a disk array apparatus, a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2649296