Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-01-19
2011-12-13
Beausoliel, Jr., Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S004110
Reexamination Certificate
active
08078907
ABSTRACT:
A cpu-set type multiprocessor system allows a cpu of a cpu-set that has a hardware exception to disable itself and notify the system. The system assigns processes of the cpu-set that include the problem cpu to another cpu-set. The disabling of the problem cpu and transfer of the related processes to another cpu-set allows the system to failsoft so that other cpu-sets the multiprocessor system can continue to run and a recovery of the processes being run on the problem cpu-set occurs.
REFERENCES:
patent: 4868818 (1989-09-01), Madan et al.
patent: 5065308 (1991-11-01), Evans
patent: 5812757 (1998-09-01), Okamoto et al.
patent: 5815651 (1998-09-01), Litt
patent: 6002851 (1999-12-01), Basavaiah et al.
patent: 6108699 (2000-08-01), Moiin
patent: 6199179 (2001-03-01), Kauffman et al.
patent: 6314526 (2001-11-01), Arendt et al.
patent: 6353844 (2002-03-01), Bitar et al.
patent: 6438705 (2002-08-01), Chao et al.
patent: 6460149 (2002-10-01), Rowlands et al.
patent: 6594785 (2003-07-01), Gilbertson et al.
patent: 6711700 (2004-03-01), Armstrong et al.
patent: 6789213 (2004-09-01), Kumar et al.
patent: 6944785 (2005-09-01), Gadir et al.
patent: 7089461 (2006-08-01), Gilbert et al.
patent: 7185226 (2007-02-01), Chen et al.
patent: 7275180 (2007-09-01), Armstrong et al.
patent: 7287180 (2007-10-01), Chen et al.
patent: 7325163 (2008-01-01), Kondajeri et al.
patent: 7404105 (2008-07-01), Arai
patent: 7426657 (2008-09-01), Zorek et al.
patent: 7478272 (2009-01-01), Armstrong et al.
patent: 2002/0049845 (2002-04-01), Sreenivasan et al.
patent: 2004/0093541 (2004-05-01), Jain et al.
patent: 2004/0139374 (2004-07-01), Meaney et al.
patent: 2005/0172164 (2005-08-01), Fox et al.
patent: 2005/0283658 (2005-12-01), Clark et al.
patent: 2006/0294337 (2006-12-01), Hartung et al.
Donlin Patrick John
Watters Samuel Edward
Beausoliel, Jr. Robert
Mehrmanesh Elmira
Silicon Graphics Inc.
Sunstein Kann Murphy & Timbers LLP
LandOfFree
Failsoft system for multiple CPU system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Failsoft system for multiple CPU system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Failsoft system for multiple CPU system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4307956