Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-05-16
2006-05-16
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S170000, C713S100000
Reexamination Certificate
active
07047352
ABSTRACT:
Structure and method for updating a system that includes a memory and a programmable logic device (PLD) retains a default PLD configuration in the memory while a new configuration is being stored in the memory, and thus protect the system from failure in case an interruption occurs while the new configuration is being stored. If a power failure interrupts the storing process, the default PLD configuration is still in the memory and can be re-loaded into the PLD and used when the system is re-started to make a further attempt at storing the new configuration. Methods are also disclosed for storing in the memory a configuration for a new PLD before the original PLD is replaced so that system hardware can be updated with minimum effort and disruption, and for dividing a directory structure into protected and unprotected regions.
REFERENCES:
patent: 5497498 (1996-03-01), Taylor
patent: 5535342 (1996-07-01), Taylor
patent: 5970142 (1999-10-01), Erickson
patent: 6107821 (2000-08-01), Kelem et al.
patent: 6477643 (2002-11-01), Vorbach et al.
patent: 6606670 (2003-08-01), Stoneking et al.
patent: 6621353 (2003-09-01), Bronson et al.
patent: 6690224 (2004-02-01), Moore
patent: 6697979 (2004-02-01), Vorbach et al.
patent: 6829250 (2004-12-01), Voit et al.
patent: 2002/0172081 (2002-11-01), Mukaida et al.
patent: 2004/0049672 (2004-03-01), Nollet et al.
Khu Arthur H.
Shokouhi Farshid
Bataille Pierre-Michel
Liu Justin
Maunu LeRoy D.
Xilinx , Inc.
Young Edel M.
LandOfFree
Fail-safe method of updating a multiple FPGA configuration... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fail-safe method of updating a multiple FPGA configuration..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail-safe method of updating a multiple FPGA configuration... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3540941