Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-08-16
2005-08-16
Bonzo, Bryce P. (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
06931568
ABSTRACT:
A system and method for determining an active service processor from two or more redundant service processors in the system. The system typically includes two management modules and at least one managed subsystem such as a server blade. Each management module includes a service processor and control logic. The control logic is configured to receive various status signals from the service processor and to generate a control signal based thereon. The control signal is provided, via an interconnect plane, to determination logic on each managed subsystem. The determination logic receives a control signal from each management module and generates a switch signal based on the state of the control signals. The switch signal controls switching logic configured to receive bus signals from the service processors on each management module. Based on the control signal, one of the service processor bus signals is provided to managed instrumentation on the managed subsystem. The management module control logic is generally configured to maintain the control signal in its current state if the active processor is determined to be functional. The control logic is further configured to alter the control signal state if the active service processor is determined to be non-functional. A transition in the control signal typically generates a fail-over event that causes the switching logic on the managed subsystems to switch from the previously active service processor to the previously inactive or standby service processor as the source of service processor signals.
REFERENCES:
patent: 3786433 (1974-01-01), Notley et al.
patent: 4153198 (1979-05-01), Eki et al.
patent: 4350225 (1982-09-01), Sakata et al.
patent: 4351023 (1982-09-01), Richer
patent: 4562575 (1985-12-01), Townsend
patent: 5185693 (1993-02-01), Loftis et al.
patent: 5251299 (1993-10-01), Masuda et al.
patent: 5434998 (1995-07-01), Akai et al.
patent: 5696895 (1997-12-01), Hemphill et al.
patent: 5781715 (1998-07-01), Sheu
patent: 5784551 (1998-07-01), De Leva et al.
patent: 5898829 (1999-04-01), Morikawa
patent: 6002970 (1999-12-01), Abdelnour et al.
patent: 6065135 (2000-05-01), Marshall et al.
patent: 6138247 (2000-10-01), McKay et al.
patent: 6240526 (2001-05-01), Petivan et al.
patent: 6425092 (2002-07-01), Evans et al.
patent: 6470462 (2002-10-01), Karlsson et al.
patent: 6550018 (2003-04-01), Abonamah et al.
patent: 6785840 (2004-08-01), Smith et al.
patent: 2003/0159084 (2003-08-01), Murphy et al.
patent: 58225401 (1983-12-01), None
patent: 7160522 (1995-06-01), None
Selection Mechanism for Active vs. Backup Processor; IBM Technical Disclosure Bulletin, 12-95, pp. 75-78, vol. 38, No. 12.
Abbondanzio Antonio
Dake Gregory William
Desai Dhruv Manmohandas
Grimes Benjamin Russell
Piazza William Joseph
Bonzo Bryce P.
Lally Joseph P.
McKinley Martin J.
LandOfFree
Fail-over control in a computer system having redundant... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fail-over control in a computer system having redundant..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fail-over control in a computer system having redundant... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3499749