Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2011-05-24
2011-05-24
An, Meng-Ai (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C712S207000
Reexamination Certificate
active
07950012
ABSTRACT:
One embodiment of the present invention provides a system for communicating and performing synchronization operations between a main thread and a helper-thread. The system starts by executing a program in a main thread. Upon encountering a loop which has associated helper-thread code, the system commences the execution of the code by the helper-thread separately and in parallel with the main thread. While executing the code by the helper-thread, the system periodically checks the progress of the main thread and deactivates the helper-thread if the code being executed by the helper-thread is no longer performing useful work. Hence, the helper-thread is executes in advance of where the main thread is executing to prefetch data items for the main thread without unnecessarily consuming processor resources or hampering the execution of the main thread.
REFERENCES:
patent: 6230317 (2001-05-01), Wu
patent: 6643755 (2003-11-01), Goodhue
patent: 6918010 (2005-07-01), Yeager
patent: 7404067 (2008-07-01), Aamodt et al.
patent: 2002/0002667 (2002-01-01), Kelsey
patent: 2002/0038416 (2002-03-01), Fotland
patent: 2003/0084433 (2003-05-01), Luk
patent: 2004/0093591 (2004-05-01), Kalogeropulos et al.
patent: 2004/0148491 (2004-07-01), Damron
patent: 2004/0154019 (2004-08-01), Aamodt
patent: 2005/0055541 (2005-03-01), Aamodt et al.
patent: 2005/0071438 (2005-03-01), Liao et al.
patent: 2005/0086652 (2005-04-01), Tian
patent: 2005/0125802 (2005-06-01), Wang et al.
patent: 2005/0149915 (2005-07-01), Wu
patent: 2006/0048120 (2006-03-01), Archambault
patent: 2007/0022412 (2007-01-01), Tirumalai
Kim, D., Yeung, D., A Study of Source-Level Compiler Algorithms for Automatic Construction of Pre-Execution Code, ACM Transactions on Computer Systems, vol. 22, No. 3, pp. 326-379, Aug. 2004.
“Optimizing SMT Processors for High Single-Thread Performance”, by Gautham K Dorai et al., Journal of Instruction-Level Parallelism 5, 2003, XP-002348824.
“Design and Implementation of A Compier Framework for Helper Threading on Multi-Core Processors”, by Yonghong Song et al., Proceedings of the 14thInternational Conference4 on Parallel Architectures and Compiliation Techniques, 2005.
“Design and Evaluation of Compiler Algorithms for Pre-Execution”, by Dongkeun Kim et al., Proceedings of the Tenth International Conference on Architecural Support for Programming Languages and Operating Systems, Oct. 2002, San Jose, CA, XP-002311601, pp. 159-169.
Vellanki, Vivekanand et al., “A Cost-Benefit Scheme for High Performance Predictive Prefetching”, Feb. 10, 2006, pp. 1-19.
Kalogeropulos Spiros
Song Yonghong
Tirumalai Partha P.
An Meng-Ai
Chew Brian
Jones Anthony
Oracle America Inc.
Park Vaughan Fleming & Dowler LLP
LandOfFree
Facilitating communication and synchronization between main... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Facilitating communication and synchronization between main..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Facilitating communication and synchronization between main... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2637351