Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2007-12-24
2008-11-04
Vu, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C257S066000
Reexamination Certificate
active
07445972
ABSTRACT:
A memory cell suitable for being disposed over a substrate is provided. The memory cell includes a poly-silicon island, a first dielectric layer, a trapping layer, a second dielectric layer and a control gate. The poly-silicon island is disposed on the substrate and includes a source region, a drain region and a channel region located between the source and drain regions. The channel region has a plurality of regularly arranged tips thereon. The first dielectric layer is disposed on the poly-silicon island. The trapping layer is disposed on the first dielectric layer. The second dielectric layer is disposed on the trapping layer. The control gate is disposed on the second dielectric layer. The memory cell mentioned above can be integrated into the LTPS-LCD panel or OLED panel.
REFERENCES:
patent: 6991974 (2006-01-01), Tsao
Chen Chi-Lin
Chen Hung-Tse
Chen Yu-Cheng
Industrial Technology Research Institute
Jianq Chyun IP Office
Vu David
LandOfFree
Fabrication process of memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication process of memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication process of memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4027681