Fabrication of semiconductor devices with transition metal...

Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Fluid growth from gaseous state combined with preceding...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S514000, C438S239000, C438S480000, C257S382000, C257S383000

Reexamination Certificate

active

06613654

ABSTRACT:

BACKGROUND
The present invention relates generally to semiconductor devices and, more particularly, to the use of transition metal boride films as diffusion barriers in devices such as gate stacks and digit line stacks.
In some semiconductor memory circuits, word lines, which are formed from a uniformly-thick conductive layer, form both gate electrodes and gate interconnections. Whenever a word line passes over a field-oxide region, it functions as a gate electrode interconnection; whenever the word line passes over a gate dielectric layer overlaying an active region, it functions as a gate electrode.
In early generations of integrated circuits, gate electrodes and electrode interconnections were often etched from a heavily-doped polycrystalline silicon (polysilicon) layer. To achieve increased operational speeds and lower stack heights in subsequent generations of circuits, it was necessary to decrease the sheet resistance of the conductive layer from which the gates and gate interconnections were formed. Recently, the use of pure metal layers formed from materials are being investigated to enhance the conductivity of the polysilicon transistor gates and gate interconnections. Tungsten (W), for example, is of particular interest because it is relatively inexpensive, has a high melting point, and is compatible with current circuit manufacturing processes. Thus, low pressure chemical vapor deposited (LPCVD) tungsten silicide (WSi
x
,) is being investigated in the fabrication of polycide gate structures to form low resistance word lines in semiconductor devices such as dynamic random access memory (DRAM) cells.
As illustrated in
FIG. 1A
, a wafer includes a semiconductor substrate
10
which may include one or more previously formed layers or active regions. A gate dielectric such as a silicon oxide layer
14
is deposited or grown over the surface of the substrate, and a gate stack
22
is formed over the silicon oxide layer. The gate stack
22
includes a gate polysilicon layer
16
which helps improve the adhesion of a subsequently deposited tungsten silicide film. The gate stack also includes a tungsten silicide layer
18
deposited, for example, by LPCVD over the gate polysilicon layer
16
. The polysilicon and tungsten silicide layers
16
,
18
are patterned and etched using conventional photolithographic techniques to form the polycide gate electrodes. Ion implanted source and drain regions
12
are formed, and the wafer is subjected to an annealing process at an elevated temperature.
WF
6
and SiH
4
are among the reaction gases typically used during the deposition of the tungsten silicide film
18
, and, therefore, fluorine atoms generally are incorporated into the tungsten silicide film
18
. When the polycide structure is subsequently annealed at high temperatures, fluorine atoms tend to diffuse through the gate polysilicon
16
into the gate silicon oxide layer
14
. The fluorine atoms react with the oxide and break the Si—O bonds to replace the oxygen at those sites. The released oxygen diffuses to the interface of the SiO
2
layer
14
and oxidizes the silicon and polysilicon resulting in an increased oxide thickness
20
(FIG.
1
B). The additional oxide can cause device degradation, such as a shift in the threshold voltage and a decrease in the saturation current.
Attempts have been made to reduce the diffusion of fluorine into the gate silicon oxide layer by forming a thin film conducting diffusion barrier between the tungsten silicide film
18
and the gate oxide
14
. For example, diffusion barriers of materials such as titanium nitride, tantalum nitride and titanium tungsten have been proposed with some success. Nevertheless, room remains for improvement in structures such as gate stacks as well as digit line stacks, among others.
SUMMARY
In general, techniques are disclosed for fabricating semiconductor devices and integrated circuits incorporating a transition metal boride layer. The transition metal boride layer can act as a diffusion barrier to improve the properties of the device.
For example, according to one aspect, a method of fabricating a semiconductor device includes forming a transition metal boride layer on a layer comprising silicon and forming a conductive layer on the transition metal boride layer. The transition metal boride layer can be formed by various techniques, including chemical vapor deposition. In other implementations, a transition metal layer is formed on the layer comprising silicon, and the transition metal layer is exposed to a gas containing boron. Rapid thermal processes as well as plasma treatments can be used to expose the transition metal layer to the boron-containing gas, thereby forming the transition metal boride layer. Alternatively, the transition metal layer can be implanted with boron ions.
According to another aspect, an integrated circuit includes a substrate, a gate dielectric disposed over the substrate and a gate stack disposed on the gate dielectric. The gate stack includes a layer comprising silicon, such as a polysilicon layer, a transition metal boride layer disposed on the layer comprising silicon, and a conductive layer disposed on the transition metal boride layer.
According to yet another aspect, an integrated circuit includes a substrate, a polysilicon layer disposed over the substrate, and a digit line stack disposed on the polysilicon layer. The digit line stack includes a transition metal boride layer disposed on the polysilicon layer and a conductive layer disposed on the transition metal boride layer.
Various implementations include one or more of the following features. The transition metal boride layer can include a material selected from the group consisting of zirconium boride, titanium boride, hafnium boride and tantalum boride. In some implementations, the transition metal boride layer has a resistivity in the range of about 5 to 150 microOhms-centimeter and a thickness preferably less than about 200 angstroms.
The conductive layer can be formed by a process using a reaction gas comprising fluorine. In such cases, the transition metal boride layer can function as a diffusion barrier layer to help reduce or eliminate the diffusion of fluorine atoms from the conductive layer into the polysilicon layer and into the gate dielectric during subsequent processing. Accordingly, the thickness of the dielectric layer does not increase as a result of subsequent annealing or other processes performed at an elevated temperature. The transition metal boride layer also can function as a diffusion barrier layer to reduce diffusion of silicon atoms into the conductive layer. Low resistance can be maintained and high temperature stability can be achieved so that little or no degradation of the device results.
Other features and advantages will be readily apparent from the following detailed description, the accompanying drawings, and the claims.


REFERENCES:
patent: 3775192 (1973-11-01), Beale
patent: 3895392 (1975-07-01), Polata et al.
patent: 4153483 (1979-05-01), Hotzl
patent: 4502209 (1985-03-01), Eizenberg et al.
patent: 4920071 (1990-04-01), Thomas
patent: 5075757 (1991-12-01), Ishi et al.
patent: 5117276 (1992-05-01), Thomas et al.
patent: 5190888 (1993-03-01), Schwalke et al.
patent: 5254862 (1993-10-01), Kalyankjumar et al.
patent: 5256583 (1993-10-01), Hollinger
patent: 5330921 (1994-07-01), Yoshida et al.
patent: 5364803 (1994-11-01), Lur et al.
patent: 5364804 (1994-11-01), Ho et al.
patent: 5382808 (1995-01-01), Dreifus et al.
patent: 5407852 (1995-04-01), Ghio et al.
patent: 5414301 (1995-05-01), Thomas
patent: 5604140 (1997-02-01), Byun
patent: 5652180 (1997-07-01), Shinriki et al.
patent: 5700716 (1997-12-01), Sharan et al.
patent: 5736455 (1998-04-01), Iyer et al.
patent: 5745990 (1998-05-01), Lee et al.
patent: 5773350 (1998-06-01), Herbert et al.
patent: 5801425 (1998-09-01), Kurol et al.
patent: 5831335 (1998-11-01), Miyamoto
patent: 5874342 (1999-02-01), Tsai et al.
patent: 5926703 (1999-07-01), Yamaguchi et al.
patent: 6121124 (2000-09-01), Liu
patent: 6130145 (2000-10-01), Ilg et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Fabrication of semiconductor devices with transition metal... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fabrication of semiconductor devices with transition metal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of semiconductor devices with transition metal... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3062599

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.