Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-06-18
2010-12-28
Landau, Matthew C (Department: 2813)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S623000, C438S624000, C438S625000, C438S626000
Reexamination Certificate
active
07858513
ABSTRACT:
A low-cost and efficient process produces self-aligned vias in dielectric polymer films that provides electrical connection between a top conductor and a bottom conductor. The process is achieved by printing conductive posts on the first patterned conductive layer, followed by the deposition of an unpatterned layer dielectric, followed by the deposition of a second patterned conductive layer. The vias are formed during the flash annealing of the post after the dielectric is deposited, but before the second conductive layer is deposited. In this process, the post material is annealed with a flash of light, resulting in a release of energy which removes the dielectric on the top of the post.
REFERENCES:
patent: 5130274 (1992-07-01), Harper et al.
patent: 6015751 (2000-01-01), Liu
patent: 6091152 (2000-07-01), Iwata
patent: 6159839 (2000-12-01), Jeng et al.
patent: 6187668 (2001-02-01), Wu et al.
patent: 6635566 (2003-10-01), Blosse et al.
patent: 6723631 (2004-04-01), Noguchi et al.
patent: 6943067 (2005-09-01), Greenlaw
patent: 6987031 (2006-01-01), Eng et al.
patent: 7084479 (2006-08-01), Chen et al.
patent: 7250365 (2007-07-01), Arai et al.
patent: 2002/0047207 (2002-04-01), Sekiguchi
patent: 2002/0127844 (2002-09-01), Grill et al.
patent: 2002/0149110 (2002-10-01), Ahn et al.
patent: 2004/0099951 (2004-05-01), Park et al.
patent: 2004/0099952 (2004-05-01), Goodner et al.
patent: 2006/0094178 (2006-05-01), Lin et al.
patent: 2007/0020798 (2007-01-01), Wu et al.
patent: 1464767 (2003-12-01), None
patent: 1744342 (2006-03-01), None
patent: 100659112 (2006-12-01), None
patent: 98/39781 (1989-09-01), None
Dimmler Klaus
Jenkins Patrick H
Mohapatra Siddharth
Landau Matthew C
Mitchell James M
OrganicID, Inc.
LandOfFree
Fabrication of self-aligned via holes in polymer thin films does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of self-aligned via holes in polymer thin films, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of self-aligned via holes in polymer thin films will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4213485