Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-05-29
2000-12-12
Saasat, Mahshid
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438233, 438634, 438702, H01L 214763
Patent
active
061598445
ABSTRACT:
Disclosed is a method for fabricating conductive contacts in a dielectric layer that overlies a semiconductor wafer having diffusion regions, shallow trench isolation regions, and gate structures that have a part overlying the shallow trench isolation regions. The method includes forming an oxide layer over the gate structures and forming a photoresist mask over the semiconductor wafer, including the oxide layer over the gate structures. The photoresist mask has windows that define an opening over gate contact locations, and the gate contact locations are defined substantially over the part of the gate structures that overlie the shallow trench isolation regions. The method further includes etching the oxide layer over the gate structures through the windows to define exposed gate structure regions. The method also includes depositing a silicon nitride layer over the semiconductor wafer including the oxide layer over the gate structures and the exposed gate structure regions, and depositing a dielectric layer over the deposited silicon nitride layer. The method then includes etching via holes through the dielectric layer and the silicon nitride layer to define conductive contact vias to both the exposed gate structure regions and diffusion regions.
REFERENCES:
patent: 3792319 (1974-02-01), Tsang
patent: 4042950 (1977-08-01), Price
patent: 4966870 (1990-10-01), Barber et al.
patent: 5397722 (1995-03-01), Bashir et al.
patent: 5413969 (1995-05-01), Huang
patent: 5468342 (1995-11-01), Nulty et al.
patent: 5547881 (1996-08-01), Wang et al.
patent: 5578523 (1996-11-01), Fiordalice et al.
patent: 5605854 (1997-02-01), Yoo
patent: 6080661 (2000-06-01), Bothra
Unknown, "Advanced Interconnection and Contact Schemes Based on TiSi.sub.2 and CoSi.sub.2 : Relevant Materials Issues and Technological Implementation", Jun. 1988, pp. 144-153, Imec, Katholieke Universiteit Leuven.
Diaz José R.
Philips Electronics North America Corp.
Saasat Mahshid
LandOfFree
Fabrication of gate and diffusion contacts in self-aligned conta does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication of gate and diffusion contacts in self-aligned conta, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication of gate and diffusion contacts in self-aligned conta will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-216405