Fabrication method of T-shaped gate electrode in semiconductor d

Details Fabrication method of T-shaped gate electrode in semiconductor d Fabrication method of T-shaped gate electrode in semiconductor d

1997-10-30

1999-10-19

Chaudhari, Chandra

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having schottky gate

438579, H01L 21338

Patent

active

059703288

ABSTRACT:
A method for fabricating a T-shaped gate electrode of a high speed semiconductor device such as HEMTs which is applied to high speed logic circuit including low-noise receivers and power amplifiers having a frequency of X-band or more respectively, and MMICs having a frequency of millimeter wave band. Such devices require a short gate length and a large sectional area of the gate pattern. The conventional photolithography techniques are in need of the resolution for fabricating a fine line width. Therefore, electron-beam lithography is most widely used. But, it is difficult to enhance throughput in manufacturing semiconductor devices because a lot of exposure time is required in the methods using electron beams. In the present invention, a silicon oxide film or a silicon nitride film is deposited on a mono-layered resist pattern. A dummy pattern corresponding to a leg of the gate is formed using the silicon oxide film or the silicon nitride film. A leg of the gate electrode is formed at the portion of the dummy pattern. According to the present invention, a step for improving the resolution is not required, and a gate electrode having a very fine line width of a few hundreds .ANG. can be obtained by regulating the thickness of the silicon nitride film.

REFERENCES:
patent: 4317125 (1982-02-01), Hughes et al.
patent: 4836885 (1989-06-01), Breiten et al.
patent: 4839311 (1989-06-01), Riley et al.
patent: 5304511 (1994-04-01), Sakai
patent: 5538910 (1996-07-01), Oku
"Submicron T-Shaped Gate HEMT Fabrication Using Deep-UV Lithography", IEEE Electronic Device Letters, vol. 15, No. 8, Aug. 1994, pp. 277-279.
High-Performance, 0.1.mu.m InA1As/InGaAs High Electron Mobility transistors on GaAs, IEEE Electron Device Letters, vol. 15, No. 17, Jul. 1996, pp. 328-330.
"Kink Effect in an InAs-Inserted-Channel InA1As/InGaAs Inverted HEMT as Low Temperature", IEEE Electron Device Letters, vol.15, No. 17, Jul. 1996, pp. 378-380.
"0.1--.mu.m Gate-Length Pseudomorphic HEMT's", IEEE Electron Device Letters, vol. EDL-8, No. 10, Oct. 1987, pp. 489-491.
"0.15 .mu.m T-shaped Gate Fabrication for GaAs MODFET Using Phase Shift Lithography", IEEE Electron Device Letters, vol. 43, No. 2, Feb. 1996, pp. 238-244.
"0.2 Micron Gate Lithography Using Optical Stepper and PSM Technologies", '96 International Conference on GaAs Manufacturing Technology, pp. 148-151.
"Fabrication of 0.1 .mu.m T-shaped gates by phase-shifting optical lithography", SPIE vol. 1927 Optical/Laser Microlithography VI(1993), pp. 42-52.
"Optical Lithography Technique with Dummy Diffraction Mask for 0.20 .mu.m T-shaped Gate Formation", SPIE vol. 2440, pp. 850-857, 1995.

Affiliated with

Also associated with

Rating

Fabrication method of T-shaped gate electrode in semiconductor d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fabrication method of T-shaped gate electrode in semiconductor d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method of T-shaped gate electrode in semiconductor d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2068278