Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2007-01-16
2007-01-16
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S905000, C438S909000, C257SE21001
Reexamination Certificate
active
10500931
ABSTRACT:
Upon formation of an impurity-added silicon film by a low-pressure CVD apparatus, diffusion of an impurity from another similar silicon film, which has already been formed over the inside walls of the deposition chamber, is suppressed in the following manner. After insertion of a semiconductor substrate, having a gate oxide film (insulating film) formed thereover, into the deposition chamber of a CVD apparatus (first film forming apparatus), the inside of the deposition chamber is heated while minimizing, relative to a time A required for heating of the inside of the deposition chamber under atmospheric pressure, a time B required for the subsequent heating in the deposition chamber under a pressure adjusted to vacuum or not greater than atmospheric pressure. The formation of an impurity-added silicon film is then started. At this time, the relation between A and B is controlled to satisfy the following equation: 0.1×B≦A≦13×B.
REFERENCES:
patent: 6146929 (2000-11-01), Oana et al.
patent: 6270580 (2001-08-01), Vu et al.
patent: 6399411 (2002-06-01), Hori et al.
patent: 6720274 (2004-04-01), Ozaki et al.
patent: 6787377 (2004-09-01), Wang et al.
patent: 6903030 (2005-06-01), Ishii et al.
patent: 5-217910 (1993-08-01), None
patent: 7-230955 (1995-08-01), None
Japanese document ISBN 957-21-2546-X dated Sep. 9, 1999, pp. 5-30 and 5-31.
Kikuchi Hiroaki
Sawada Toshiaki
Yamamoto Hirohiko
Antonelli, Terry Stout and Kraus, LLP.
Hitachi ULSI Systems Co. Ltd.
Isaac Stanetta
Lebentritt Michael
Renesas Northern Japan Semiconductor, Inc.
LandOfFree
Fabrication method of semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method of semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method of semiconductor integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3754891