Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2006-01-12
2008-03-04
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S158000, C438S166000, C257SE21414
Reexamination Certificate
active
07338845
ABSTRACT:
An LTPS-TFT structure comprises a gate, a gate dielectric layer, a patterned silicon layer, a patterned insulating layer, an ohmic contact layer and a source/drain layer. The gate and the gate dielectric layer are disposed on the substrate. The patterned silicon layer and the patterned insulating layer are disposed on the gate dielectric layer over the gate. The patterned silicon layer comprises a polysilicon channel region and an amorphous silicon hot carrier restrain region. The ohmic contact layer is disposed on a portion of the patterned silicon layer other than the polysilicon channel region and the amorphous silicon hot carrier restrain region and a portion of the patterned insulating layer over the amorphous silicon hot carrier restrain region. The source/drain layer is disposed on the ohmic contact layer and the gate dielectric layer.
REFERENCES:
patent: 5834071 (1998-11-01), Lin
patent: 5995174 (1999-11-01), Ukita
patent: 6093586 (2000-07-01), Gosain et al.
patent: 6391693 (2002-05-01), Cho et al.
patent: 6504175 (2003-01-01), Mei et al.
patent: 6504182 (2003-01-01), Green et al.
patent: 6570552 (2003-05-01), Yamazaki
patent: 6693044 (2004-02-01), Yamazaki et al.
patent: 6855954 (2005-02-01), Zhang
patent: 2003/0207507 (2003-11-01), Gosain et al.
Au Optronics Corporation
Isaac Stanetta
Jianq Chyun IP Office
Lebentritt Michael
LandOfFree
Fabrication method of a low-temperature polysilicon thin... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabrication method of a low-temperature polysilicon thin..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabrication method of a low-temperature polysilicon thin... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3960820