Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Patent
1996-08-02
1998-06-16
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
438302, 438585, 438163, H01L 2184
Patent
active
057669880
ABSTRACT:
A thin film transistor and a fabricating method for a thin film transistor is disclosed which may be suitable for memory cells of a static random access memory (SRAM) or other devices. A thin film transistor according to this invention may include an insulation substrate, a gate electrode formed to have a negative slope at one side thereof on the insulation substrate, an insulation film side wall formed at the other side of the gate electrode, a gate insulation film formed on the insulation substrate, gate electrode and side wall, a semiconductor layer formed on the gate insulation film, impurity diffusion regions selectively formed within the semiconductor layer over the gate electrode, the side wall and the insulation substrate on the other side of the gate electrode, and a channel region formed within the semiconductor layer at the side of the gate electrode having the negative slope. A method for fabricating a thin film transistor in accordance with this invention may include processes for forming a gate electrode on an insulation substrate, forming a side wall at a side of the gate electrode, etching the other side of the gate electrode selectively to have a negative slope, depositing a gate insulation film and a semiconductor layer successively on the overall surface, forming a source and a drain regions by an vertical ion injunction. Transistors having a negative slope at both sides of the gate electrode also are disclosed.
REFERENCES:
patent: 4343078 (1982-08-01), Miyagi
patent: 5610082 (1997-03-01), Oh
H. Tsutsu et al. Proc. of the Electrochem. Soc. 92(24)(1992)138 "A Novel Tapered Etching Technology of Al-2% Si Alloy".
C.T. Liu, et al.; "High Reliability and High Performance 0.35um Gate-Inverted TFT's for 16Mbit SRAM Applications Using Self-Aligned LDD Structures"; IEDM pp. 823-826 Dec. 1992.
Cho Seok Won
Choi Jong Moon
Bowers Jr. Charles L.
LG Semicon Co. Ltd.
Radomsky Leon
LandOfFree
Fabricating method for a thin film transistor with a negatively does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fabricating method for a thin film transistor with a negatively , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fabricating method for a thin film transistor with a negatively will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1725322