Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output addressing
Reexamination Certificate
2005-10-04
2005-10-04
Perveen, Rehana (Department: 2116)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output addressing
C710S013000, C710S020000, C710S033000, C710S074000, C710S300000
Reexamination Certificate
active
06952742
ABSTRACT:
A storage device (200) has a memory and a circuit (100) which has a data input (Din), a control input (CTRL) and a data output (Dout), and provides an address input from the data input (Din) to the memory in accordance with a control signal from the control input (CTRL), so that the storage device (200) stores the data at the address in the memory or outputs data at the address in the memory to the data output (Dout). The apparatus provides the control signal to the control input (CTRL) from the interface (PORTS, P0, P1, P2), address and the data to the data input (Din) from the interface (PORTS, P0, P1, P2), to store the data at the address in the memory or to output data at the address in the memory to the data output (Dout). The apparatus may have a microcontroller (MPU) in which the interface (PORTS, P0, P1, P2) is provided.
REFERENCES:
patent: 4225948 (1980-09-01), Schuller
patent: 4377972 (1983-03-01), O'Neil
patent: 4667088 (1987-05-01), Kramer et al.
patent: 4817940 (1989-04-01), Shaw et al.
patent: 5196994 (1993-03-01), Tanuma et al.
patent: 5218686 (1993-06-01), Thayer
patent: 5249160 (1993-09-01), Wu et al.
patent: 5269015 (1993-12-01), Shires
patent: 5313618 (1994-05-01), Pawloski
patent: 5319755 (1994-06-01), Farmwald et al.
patent: 5361228 (1994-11-01), Adachi et al.
patent: 5375225 (1994-12-01), Dean et al.
patent: 5381043 (1995-01-01), Kohiyama et al.
patent: 5418952 (1995-05-01), Morley et al.
patent: 5426769 (1995-06-01), Pawloski
patent: 5502733 (1996-03-01), Kishi et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5524231 (1996-06-01), Brown
patent: 5526320 (1996-06-01), Zagar et al.
patent: 5526490 (1996-06-01), Nishikawa
patent: 5548741 (1996-08-01), Watanabe
patent: 5625777 (1997-04-01), Takahashi et al.
patent: 5636348 (1997-06-01), Buxton et al.
patent: 5638334 (1997-06-01), Farmwald et al.
patent: 5651138 (1997-07-01), Le et al.
patent: 5694557 (1997-12-01), Yang
patent: 5717654 (1998-02-01), Manning
patent: 5740404 (1998-04-01), Baji
patent: 5841580 (1998-11-01), Farmwald et al.
patent: 6049846 (2000-04-01), Farmwald et al.
patent: 6378020 (2002-04-01), Farmwald et al.
patent: 6684285 (2004-01-01), Farmwald et al.
patent: A-60-215267 (1985-10-01), None
patent: A-63-29871 (1988-02-01), None
patent: A-63-110947 (1988-07-01), None
patent: A-3-241417 (1991-10-01), None
patent: U-6-25938 (1994-04-01), None
patent: A-6-149431 (1994-05-01), None
patent: A-7-028741 (1995-01-01), None
patent: A-7-56659 (1995-03-01), None
patent: A-7-175747 (1995-07-01), None
patent: WO 93/23811 (1993-11-01), None
80186/80188 Intel User's Manual (Nov., 1994).
P. Oguic, “Carte E/S externe pour port parallel”, Electronique Radio Plans, No. 567, Feb. 1, 1994, pp. 43-47.
B.J. Freeman et al. , “Microprocessor-to-microprocessor communications via an 8-bit data bus” IBM Technical Disclosure Bulletin., vol. 25, No. 10, Mar. 1983, pp. 5230-5235.
LandOfFree
External storage device and method of accessing same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with External storage device and method of accessing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and External storage device and method of accessing same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3464610