Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-12-12
2006-12-12
Padmanabhan, Mano (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S150000, C711S151000, C711S163000, C711S164000, C713S002000, C713S183000, C713S186000, C713S320000
Reexamination Certificate
active
07149854
ABSTRACT:
A method and system for providing an external locking mechanism for memory locations. The memory includes a first plurality of storage locations configured with BIOS data and a second plurality of storage locations. The second plurality of storage locations includes a first plurality of blocks readable only in SMM and a second plurality of blocks readable in SMM and at least one operating mode other than SMM. The computer system includes a bus, a memory coupled to the bus, and a device coupled to access the memory over the bus. The memory includes a plurality of storage locations, divided into a plurality of memory units. The device includes one or more locks configured to control access to one or more of the plurality of memory units.
REFERENCES:
patent: 5408629 (1995-04-01), Tsuchiva et al.
patent: 5421006 (1995-05-01), Jablon et al.
patent: 5442704 (1995-08-01), Holtey
patent: 5475829 (1995-12-01), Thome
patent: 5537540 (1996-07-01), Miller et al.
patent: 5623673 (1997-04-01), Gephardt et al.
patent: 5682310 (1997-10-01), Pedneau et al.
patent: 5721877 (1998-02-01), Heflinger et al.
patent: 5850559 (1998-12-01), Angelo et al.
patent: 5944821 (1999-08-01), Angelo
patent: 6026016 (2000-02-01), Gafken
patent: 6122732 (2000-09-01), Ahuja
patent: 6154819 (2000-11-01), Larsen et al.
patent: 6188602 (2001-02-01), Alexander et al.
patent: 6816925 (2004-11-01), Watts, Jr.
patent: 2002/0004810 (2002-01-01), Reneris
Intel, “Low Pin Count (LPC) Interface Specification Revision 1.0,” pp. 1-31 (Sep. 29, 1997).
FIPS Pub 140-1 Federal Information Processing Standards Publication, “Security Requirements for Cryptographic Modules” (Jan. 11, 1994).
Intel, “Communication and Networking Riser Specification,” Revision 1.0 (Feb. 7, 2000).
“Handbook of Applied Cryptography” CRC Press 1997 pp. 154-157, 160-161, 191-198, 203-212.
International Search Report PCT/US 02/11930 dated Apr. 17, 2002.
Gulick Dale E.
Strongin Geoffrey S.
Weber Frederick D.
Advanced Micro Devices , Inc.
Chery Mardochee
Padmanabhan Mano
Williams Morgan & Amerson
LandOfFree
External locking mechanism for personal computer memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with External locking mechanism for personal computer memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and External locking mechanism for personal computer memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3685187